

# EN25QH256 256 Megabit Serial Flash Memory with 4Kbyte Uniform Sector

# FEATURES

- Single power supply operation
- Full voltage range: 2.7-3.6 volt
- Serial Interface Architecture
- SPI Compatible: Mode 0 and Mode 3
- 256 M-bit Serial Flash
- 256 M-bit/32,768 K-byte/131,072 pages
- 256 bytes per programmable page
- Standard, Dual or Quad SPI
- Standard SPI: CLK, CS#, DI, DO, WP#, HOLD#
- Dual SPI: CLK, CS#, DQ<sub>0</sub>, DQ<sub>1</sub>, WP#, HOLD#
- Quad SPI: CLK, CS#, DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub>, DQ<sub>3</sub>
- High performance
- 80MHz clock rate for Standard SPI
- 80MHz clock rate for two data bits
- 50MHz clock rate for four data bits
- Low power consumption
- 12 mA typical active current
- 1  $\mu$ A typical power down current
- Uniform Sector Architecture:
- 8192 sectors of 4-Kbyte
- 512 blocks of 64-Kbyte
- Any sector or block can be erased individually

- Software and Hardware Write Protection:
- Write Protect all or portion of memory via software
- Enable/Disable protection with WP# pin
- High performance program/erase speed
- Page program time: 0.8ms typical
- Sector erase time: 50ms typical
- Block erase time 400ms typical
- Chip erase time: 100 seconds typical
- Lockable 512 byte OTP security sector
- Support Serial Flash Discoverable Parameters (SFDP) signature
- Read Unique ID Number
- Support High Bank Latch Mode
- Minimum 100K endurance cycle
- Package Options
- 8 contact VDFN (6x8mm)
- 16 pins SOP 300mil body width
- 24 balls BGA (6x8mm)
- All Pb-free packages are RoHS compliant
- Industrial temperature Range


# **GENERAL DESCRIPTION**

The EN25QH256 is a 256 Megabit (32,768 K-byte) Serial Flash memory, with enhanced write protection mechanisms. The EN25QH256 supports the standard Serial Peripheral Interface (SPI), and a high performance Dual/Quad output as well as Dual/Quad I/O using SPI pins: Serial Clock, Chip Select, Serial  $DQ_0(DI)$ ,  $DQ_1(DO)$ ,  $DQ_2(WP#)$  and  $DQ_3(HOLD#)$ . SPI clock frequencies of up to 80MHz are supported allowing equivalent clock rates of 160MHz (80MHz x 2) for Dual Output when using the Dual Output Fast Read instructions, and SPI clock frequencies of up to 50MHz are supported allowing equivalent clock rates of 200MHz (50MHz x 4) for Quad Output when using the Quad Output Fast Read instructions. The memory can be programmed 1 to 256 bytes at a time, using the Page Program instruction.

The EN25QH256 is designed to allow either single Sector/Block at a time or full chip erase operation. The EN25QH256 can be configured to protect part of the memory as the software protected mode. The device can sustain a minimum of 100K program/erase cycles on each sector or block.




# Figure.1 CONNECTION DIAGRAMS










24 - Ball BGA



# Figure 2. BLOCK DIAGRAM



### Note:

- 1.  $\mathsf{DQ}_0$  and  $\mathsf{DQ}_1$  are used for Dual and Quad instructions.
- 2.  $DQ_0 \sim DQ_3$  are used for Quad instructions.



# Table 1. Pin Names

Symbol	Pin Name
CLK	Serial Clock Input
DI (DQ <sub>0</sub> )	Serial Data Input (Data Input Output 0) *1
DO (DQ <sub>1</sub> )	Serial Data Output (Data Input Output 1) *1
CS#	Chip Select
WP# (DQ <sub>2</sub> )	Write Protect (Data Input Output 2) *2
HOLD# (DQ <sub>3</sub> )	HOLD# pin (Data Input Output 3) *2
Vcc	Supply Voltage (2.7-3.6V)
Vss	Ground
NC	No Connect

Note:

1.  $DQ_0$  and  $DQ_1$  are used for Dual and Quad instructions.

2.  $DQ_2 \sim DQ_3$  are used for Quad instructions.

# SIGNAL DESCRIPTION

# Serial Data Input, Output and IOs (DI, DO and DQ<sub>0</sub>, DQ<sub>1</sub>, DQ<sub>2</sub>, DQ<sub>3</sub>)

The EN25QH256 support standard SPI, Dual SPI and Quad SPI operation. Standard SPI instructions use the unidirectional DI (input) pin to serially write instructions, addresses or data to the device on the rising edge of the Serial Clock (CLK) input pin. Standard SPI also uses the unidirectional DO (output) to read data or status from the device on the falling edge CLK.

Dual and Quad SPI instruction use the bidirectional IO pins to serially write instruction, addresses or data to the device on the rising edge of CLK and read data or status from the device on the falling edge of CLK.

### Serial Clock (CLK)

The SPI Serial Clock Input (CLK) pin provides the timing for serial input and output operations. ("See SPI Mode")

### Chip Select (CS#)

The SPI Chip Select (CS#) pin enables and disables device operation. When CS# is high the device is deselected and the Serial Data Output (DO, or  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$  and  $DQ_3$ ) pins are at high impedance. When deselected, the devices power consumption will be at standby levels unless an internal erase, program or status register cycle is in progress. When CS# is brought low the device will be selected, power consumption will increase to active levels and instructions can be written to and data read from the device. After power-up, CS# must transition from high to low before a new instruction will be accepted.

### Hold (HOLD#)

The HOLD# pin allows the device to be paused while it is actively selected. When HOLD# is brought low, while CS# is low, the DO pin will be at high impedance and signals on the DI and CLK pins will be ignored (don't care). The hold function can be useful when multiple devices are sharing the same SPI signals. The HOLD# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ<sub>3</sub>) for Quad I/O operation.

### Write Protect (WP#)

The Write Protect (WP#) pin can be used to prevent the Status Register from being written. Used in conjunction with the Status Register's Block Protect (BP0, BP1, BP2 and BP3) bits and Status Register Protect (SRP) bits, a portion or the entire memory array can be hardware protected. The WP# function is only available for standard SPI and Dual SPI operation, when during Quad SPI, this pin is the Serial Data IO (DQ<sub>2</sub>) for Quad I/O operation.



# **MEMORY ORGANIZATION**

The memory is organized as:

- 33,554,432 bytes
- Uniform Sector Architecture
   512 blocks of 64-Kbyte
   8,192 sectors of 4-Kbyte
   131,072 pages (256 bytes each)

Each page can be individually programmed (bits are programmed from 1 to 0). The device is Sector, Block or Chip Erasable but not Page Erasable.



Table 2. Uni	iform Block S	ector Architecture	e (1/8)
--------------	---------------	--------------------	---------

Block	Sector	Addres	s range	Block	Sector	Addres	s range
	8191	1FFF000h	1FFFFFFh		7935	1EFF000h	1EFFFFFh
511				495			
0.1	. 8176	1FF0000h	1FF0FFFh		7920	1EF0000h	1EF0FFFh
	8175	1FEF000h	1FEFFFFh		7919	1EEF000h	1EEFFFFh
510	:	:	:	494	:	:	:
510	9160	: 1550000b	: 1FE0FFFh	434	: 7904	: 1550000b	: 45505556
	8160	1FE0000h				1EE0000h	1EE0FFFh
500	8159	1FDF000h	1FDFFFFh :	402	7903	1EDF000h	1EDFFFFh :
509	:	:	:	493	:	:	
	8144	1FD0000h	1FD0FFFh		7888	1ED0000h	1ED0FFFh
:	÷	1	:	÷	÷	1	:
	7983	1F2F000h	1F2FFFFh		7727	1E2F000h	1E2FFFFh
498				482			
	7968	1F20000h	1F20FFFh		7712	1E20000h	1E20FFFh
	7967	1F1F000h	1F1FFFFh		7711	1E1F000h	1E1FFFFh
497		:	1	481			
	7952	1F10000h	1F10FFFh		7696	1E10000h	1E10FFFh
	7951	1F0F000h	1F0FFFFh		7695	1E0F000h	1E0FFFFh
496				480			
	7936	1F00000h	1F00FFFh		7680	1E00000h	1E00FFFh
Block	Sector		s range	Block	Sector		s range
	<b>Sector</b> 7679	Addres	s range 1DFFFFFh		Sector 7423	Addres	s range 1CFFFFFh
<b>Block</b> 479	7679 	1DFF000h	1DFFFFFh	Block 463	7423	1CFF000h	1CFFFFFh
			1DFFFFFh i 1DF0FFFh				1CFFFFFh i 1CF0FFFh
	7679 	1DFF000h	1DFFFFFh		7423	1CFF000h	1CFFFFFh
	7679 	1DFF000h 	1DFFFFFh i 1DF0FFFh		7423 	1CFF000h 	1CFFFFFh i 1CF0FFFh
479	7679 	1DFF000h i 1DF0000h	1DFFFFFh i 1DF0FFFh	463	7423 	1CFF000h 	1CFFFFFh i 1CF0FFFh
479	7679 	1DFF000h 	1DFFFFFh i 1DF0FFFh 1DEFFFFh i	463	7423 	1CFF000h 	1CFFFFFh i 1CF0FFFh 1CEFFFFh i
479	7679 	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DE0000h	1DFFFFFh 1DF0FFFh 1DEFFFFh 1DE0FFFh	463	7423 	1CFF000h 	1CFFFFFh 1CF0FFFh 1CEFFFFh 1CE0FFFh 1CE0FFFh
479 478	7679 	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DE0000h	1DFFFFFh 1DF0FFFh 1DEFFFFh 1DE0FFFh	463 462	7423 	1CFF000h 	1CFFFFFh 1CF0FFFh 1CEFFFFh 1CE0FFFh 1CE0FFFh
479 478	7679 	1DFF000h 1DF0000h 1DEF000h 1DE0000h 1DDF000h 1DDF000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFh 1DDFFFFh i i	463 462	7423  7408 7407  7392 7391 	1CFF000h 1CF0000h 1CEF000h 1CE0000h 1CDF000h 1CDF000h	1CFFFFFh i 1CF0FFFh 1CEFFFFh i 1CE0FFFh 1CDFFFFh i i
479 478 477 	7679  7664 7663  7648 7647  7632  7471	1DFF000h 1DF0000h 1DEF000h 1DE0000h 1DDF000h 1DDF000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFh 1DDFFFFh i i	463 462	7423  7408 7407  7392 7391 	1CFF000h 1CF0000h 1CEF000h 1CE0000h 1CDF000h 1CDF000h	1CFFFFFh i 1CF0FFFh 1CEFFFFh i 1CE0FFFh 1CDFFFFh i i
479 478	7679 	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1DD0000h	1DFFFFFh i 1DF0FFFh i 1DE0FFFh i 1DD0FFFFh i 1DD0FFFh i 1DD0FFFh	463 462	7423  7408 7407  7392 7391  7376 	1CFF000h 	1CFFFFFh i 1CF0FFFh 1CE0FFFh i 1CD0FFFFh i 1CD0FFFh i 1CD0FFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7471	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1DD0000h	1DFFFFFh i 1DF0FFFh i 1DE0FFFh i 1DD0FFFFh i 1DD0FFFh i 1DD0FFFh	463 462 461 <u>:</u>	7423  7408 7407  7392 7391  7376 	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CDF000h 1CD0000h	1CFFFFFh i 1CF0FFFh 1CE0FFFh i 1CD0FFFFh i 1CD0FFFh i 1CD0FFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7632  7471 	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DD0000h 1DD0000h 1DD0000h 1DD0000h 1D2F000h 1D2F000h	1DFFFFFh 1DF0FFFh 1DEFFFFh 1DE0FFFh 1DD0FFFFh 1DD0FFFh 1DD0FFFh 1D2FFFFh 1D2FFFFh	463 462 461 <u>:</u>	7423 : 7408 7407 : 7392 7391 : 7376 : 7215 :	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CD0000h 1CD0000h 1CD0000h 1CD0000h 1CD0000h	1CFFFFh 1CF0FFFh 1CEFFFFh 1CE0FFFh 1CD0FFFh 1CD0FFFh 1CD0FFFh 1C2FFFFh 1C2FFFFh 1C2FFFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7632  7471  7456	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1DDF000h 1DDF000h 1D2F000h 1D2F000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFFh i 1DD0FFFFh i 1D2FFFFh i 1D20FFFh	463 462 461 <u>:</u>	7423 : 7408 7407 : 7392 7391 : 7376 : 7215 : 7200	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1C2F000h 1C2F000h	1CFFFFh i 1CF0FFFh 1CEFFFFh i 1CE0FFFh i 1CDFFFFh i 1CD0FFFh i 1C2FFFFh i 1C20FFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7632  7471  7456	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1DDF000h 1DDF000h 1D2F000h 1D2F000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFFh i 1DD0FFFFh i 1D2FFFFh i 1D20FFFh	463 462 461 <u>:</u> 450	7423 : 7408 7407 : 7392 7391 : 7376 : 7215 : 7200	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1C2F000h 1C2F000h	1CFFFFh i 1CF0FFFh 1CEFFFFh i 1CE0FFFh i 1CDFFFFh i 1CD0FFFh i 1C2FFFFh i 1C20FFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7456 7455 	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1D2F000h 1D2F000h 1D2F000h 1D1F000h 1D1F000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFh i 1DD0FFFh i 1D2FFFFh i 1D20FFFh 1D1FFFFh i 1D1FFFFh i	463 462 461 <u>:</u> 450	7423 : 7408 7407 : 7392 7391 : 7376 : 7215 : 7200 7199 : :	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1C2F000h 1C2F000h 1C2F000h 1C1F000h 1C1F000h	1CFFFFh ICF0FFFh 1CEFFFFh ICE0FFFh 1CDFFFFh ICD0FFFh ICD0FFFh IC2FFFFh IC20FFFh IC1FFFFh IC1FFFFh IC1FFFFh
479 478 477 	7679  7664 7663  7648 7647  7632  7452  7455  7440	1DFF000h 1DF0000h 1DEF000h 1DEF000h 1DDF000h 1DDF000h 1DDF000h 1DD0000h 1D2F000h 1D2F000h 1D1F000h 1D1F000h 1D1F000h	1DFFFFFh i 1DF0FFFh 1DEFFFFh i 1DE0FFFh i 1DD0FFFh i 1D20FFFh i 1D20FFFh i 1D20FFFh i 1D10FFFh i 1D10FFFh	463 462 461 <u>:</u> 450	7423 i 7408 7407 i 7392 7391 i 7376 i 7376 i 7215 i 7200 7199 i 7184	1CFF000h 1CF0000h 1CEF000h 1CEF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1CDF000h 1C2F000h 1C2F000h 1C1F000h 1C1F000h 1C1F000h	1CFFFFh i 1CF0FFFh 1CEFFFFh i 1CE0FFFh i 1CD0FFFh i 1CD0FFFh i 1C20FFFh i 1C20FFFh i 1C20FFFh i 1C10FFFh

This Data Sheet may be revised by subsequent versions 7 ©2004 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



Block	Sector	Address range		
	7167	1BFF000h	1BFFFFFh	
447				
	7152	1BF0000h	1BF0FFFh	
	7151	1BEF000h	1BEFFFFh	
446				
	7136	1BE0000h	1BE0FFFh	
	7135	1BDF000h	1BDFFFFh	
445				
	7120	1BD0000h	1BD0FFFh	
÷	i	÷	÷	
	6959	1B2F000h	1B2FFFFh	
434				
	6944	1B20000h	1B20FFFh	
	6943	1B1F000h	1B1FFFFh	
433				
	6928	1B10000h	1B10FFFh	
	6927	1B0F000h	1B0FFFFh	
432				
	6912	1B00000h	1B00FFFh	

# Table 2. Uniform Block Sector Architecture (2/8)

Block	Sector	Addres	s range
	6911	1AFF000h	1AFFFFFh
431			
	6896	1AF0000h	1AF0FFFh
	6895	1AEF000h	1AEFFFFh
430			
	6880	1AE0000h	1AE0FFFh
	6879	1ADF000h	1ADFFFFh
429			
	6864	1AD0000h	1AD0FFFh
ł			:
	6703	1A2F000h	1A2FFFFh
418			
	6688	1A20000h	1A20FFFh
	6687	1A1F000h	1A1FFFFh
417			
	6672	1A10000h	1A10FFFh
	6671	1A0F000h	1A0FFFFh
416			
	6656	1A00000h	1A00FFFh

Block	Sector	Address range	
	6655	19FF000h	19FFFFFh
415			
	6640	19F0000h	19F0FFFh
	6639	19EF000h	19EFFFFh
414			
	6624	19E0000h	19E0FFFh
	6623	19DF000h	19DFFFFh
413			
	6608	19D0000h	19D0FFFh
	6447	192F000h	192FFFFh
402			
	6432	1920000h	1920FFFh
	6431	191F000h	191FFFFh
401			
	6416	1910000h	1910FFFh
	6415	190F000h	190FFFFh
400			
	6400	1900000h	1900FFFh

Block	Sector Address range		
	6399	18FF000h	18FFFFFh
399			
	6384	18F0000h	18F0FFFh
	6383	18EF000h	18EFFFFh
398			
	6368	18E0000h	18E0FFFh
	6367	18DF000h	18DFFFFh
397			
	6352	18D0000h	18D0FFFh
E	÷	:	:
	6191	182F000h	182FFFFh
386			
	6176	1820000h	1820FFFh
	6175	181F000h	181FFFFh
385			
	6160	1810000h	1810FFFh
	6159	180F000h	180FFFFh
384			
	6144	1800000h	1800FFFh



Table 2.	Uniform Block Sector Architecture (	3/8)	

5376

1500000h

1500FFFh

Block	Sector	Addres	s range	Block	Sector	Addres	s range
	6143	17FF000h	17FFFFFh		5887	16FF000h	16FFFFF
383				367			
	6128	17F0000h	17F0FFFh		5872	16F0000h	16F0FFF
	6127	17EF000h	17EFFFFh		5871	16EF000h	16EFFFF
382				366			
	6112	17E0000h	17E0FFFh		5856	16E0000h	16E0FFF
	6111	17DF000h	17DFFFFh		5855	16DF000h	16DFFFF
381				365			
	6096	17D0000h	17D0FFFh		5840	16D0000h	16D0FFF
÷	i	:	:	ŀ	÷	÷	
	5935	172F000h	172FFFFh		5679	162F000h	162FFFF
370				354			
	5920	1720000h	1720FFFh		5664	1620000h	1620FFF
	5919	171F000h	171FFFFh		5663	161F000h	161FFFF
369				353			
	5904	1710000h	1710FFFh		5648	1610000h	1610FFF
	5903	170F000h	170FFFFh		5647	160F000h	160FFFF
368				352			
						4000000	4000555
	5888	1700000h	1700FFFh		5632	1600000h	1600FFF
Block	Sector	Addres	s range	Block	Sector	Addres	1600FFF s range
							s range
Block 351	<b>Sector</b> 5631	Addres	s range 15FFFFFh 	Block 335	<b>Sector</b> 5375	Addres	s range 14FFFFF
	Sector	Addres 15FF000h 	s range		Sector	Addres	s range 14FFFFF
351	<b>Sector</b> 5631	Addres	s range 15FFFFFh 		<b>Sector</b> 5375	Addres	s range 14FFFFF i 14F0FFF
	Sector 5631 5616 5615	Addres 15FF000h  15F0000h 15EF000h 	s range 15FFFFh  15F0FFFh 15EFFFFh  		Sector 5375 5360 5359	Addres 14FF000h 14F0000h 14EF000h	s range 14FFFFF i 14F0FFF 14EFFFF
351	Sector 5631 	Addres 15FF000h 	s range 15FFFFh i 15F0FFFh 15EFFFFh i 15E0FFFh	335	Sector 5375 	Addres	s range 14FFFFF i 14F0FFF 14EFFFF
351 350	Sector 5631 5616 5615	Addres 15FF000h  15F0000h 15EF000h 	s range 15FFFFh  15F0FFFh 15EFFFFh  	335 334	Sector 5375 5360 5359	Addres 14FF000h 14F0000h 14EF000h	s range 14FFFFF i 14F0FFF 14EFFFF i 14E0FFFF
351	Sector 5631 5616 5615  5600 5599 	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h	s range 15FFFFh i 15F0FFFh 15EFFFFh i 15E0FFFh	335	Sector 5375 	Addres 14FF000h 14F0000h 14EF000h 14EF000h 14E0000h 14E0000h	s range 14FFFFF i 14F0FFF 14EFFFF i 14E0FFFF
351 350	Sector 5631 5616 5615  5600	Addres 15FF000h  15F0000h 15EF000h  15E0000h	s range 15FFFFh i 15F0FFFh 15EFFFFh i 15E0FFFh	335 334	Sector 5375 	Addres 14FF000h 14F0000h 14EF000h 14EF000h 14E0000h 14E0000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFF 14DFFFF 14DFFFF
351 350	Sector 5631 5616 5615  5600 5599 	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h	s range 15FFFFh 15F0FFFh 15EFFFFh 15E0FFFh 15DFFFFh 	335 334	Sector 5375 5360 5359 5344 5343	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h	
351 350	Sector 5631 5616 5615  5600 5599 	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h	s range 15FFFFh 15F0FFFh 15EFFFFh 15E0FFFh 15DFFFFh 	335 334	Sector 5375 5360 5359 5344 5343	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFF 14DFFFF 14DFFFF
351 350	Sector 5631 5616 5615 5600 5599 1 5584 1	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15D0000h	s range 15FFFFh 15F0FFFh 15EFFFFh 15E0FFFh 15DFFFFh 15D0FFFh 15D0FFFh	335 334	Sector 5375 5360 5359 5344 5343 5328 	Addres 14FF000h 14F000h 14EF000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFFF 14D0FFFF 14D0FFFF 
351 350 349 	Sector 5631 5616 5615 5600 5599 1 5584 1	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15D0000h	s range 15FFFFh 15F0FFFh 15EFFFFh 15E0FFFh 15DFFFFh 15D0FFFh 15D0FFFh	335 334 333 :	Sector 5375 : 5360 5359 : 5344 5343 : 5328 : 5328 : 5328	Addres 14FF000h 14F000h 14EF000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFF 14D0FFFF 14D0FFFF 142FFFF 142FFFF 142FFFF
351 350 349 	Sector 5631 5616 5615 5600 5599 1 5584 1 5584 1 5584 1 5584	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DF000h 15D0000h 15D0000h 15D0000h 15D0000h	s range 15FFFFh 15F0FFFh 15E0FFFh 15D0FFFh 15D0FFFh 15D0FFFh 15D0FFFh 152FFFh 152FFFFh	335 334 333 :	Sector 5375 5360 5359 5344 5343 5328 5328 5328	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFF 14D0FFFF 14D0FFFF 142FFFF 142FFFF 1420FFF
351 350 349 	Sector 5631 5616 5615 5600 5599  5584  5584  5423  5408	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DC000h 15DC000h 15DC000h 15DC000h 15DC000h 15DC000h 152F000h 152F000h 152F000h	s range 15FFFFh 15F0FFFh 15E0FFFh 15D0FFFh 15D0FFFh 15D0FFFh 152FFFFh 152FFFFh 1520FFFh	335 334 333 :	Sector 5375  5360 5359  5344 5343  5328  5328  5167  5152	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14D0000h 142F000h 142F000h 142F000h 142F000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFF 14D0FFFF 14D0FFFF 142FFFF 142FFFF 1420FFF
351 350 349 : : 338	Sector 5631 5616 5615 5600 5599  5584  5584  5423  5408	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DC000h 15DC000h 15DC000h 15DC000h 15DC000h 15DC000h 152F000h 152F000h 152F000h	s range 15FFFFh 15F0FFFh 15E0FFFh 15D0FFFh 15D0FFFh 15D0FFFh 152FFFFh 152FFFFh 1520FFFh	335 334 333 : : 322	Sector 5375  5360 5359  5344 5343  5328  5328  5167  5152	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 14D0000h 142F000h 142F000h 142F000h 142F000h	s range 14FFFFF 14F0FFF 14E0FFF 14E0FFF 14D0FFFF 14D0FFFF 1420FFF 1420FFF 1420FFF 141FFFF 141FFFF
351 350 349 : : 338	Sector 5631 5616 5615 5599 5599 5584 : 5584 : 5584 : 5423 : 5408 5408 5407	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DF000h 151F000h 151F000h 151F000h	s range 15FFFFh 15F0FFFh 15E0FFFh 15DFFFFh 15D0FFFh 15D0FFFh 15D0FFFh 1520FFFh 1520FFFh 151FFFFh 151FFFFh 151FFFFh	335 334 333 : : 322	Sector 5375 5360 5359 5344 5343 5343 5328 5328 5167 5167 5152 5151 5151	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 14DF000h 142F000h 142F000h 142F000h 141F000h 141F000h 141F000h	s range 14FFFFF 14F0FFF 14EFFFF 14E0FFFF 14D0FFFF 14D0FFFF 
351 350 349 : : 338	Sector 5631 5616 5615 5600 5599  5584  5584  5423  5408 5407  5392	Addres 15FF000h 15F000h 15F000h 15EF000h 15EF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DF000h 15DF000h 151F000h 151F000h 151F000h 151F000h 151F000h	s range 15FFFFh 15F0FFFh 15E0FFFh 15DFFFFh 15DFFFFh 15D0FFFh 15D0FFFh 1520FFFh 1520FFFh 151FFFFh 1510FFFh	335 334 333 : : 322	Sector 5375 5360 5359  5344 5343  5328  5167  5167  5152 5151  5136	Addres 14FF000h 14F000h 14F000h 14EF000h 14EF000h 14EF000h 14DF000h 14DF000h 14DF000h 14DF000h 141F000h 141F000h 141F000h 141F000h 141F000h 141F000h	s range 14FFFFF 14F0FFF 14E0FFFF 14E0FFFF 14D0FFFF 14D0FFFF 1420FFFF 1420FFF 1420FFF 1410FFFF 1410FFFF

5120

1400000h

1400FFFh



Table 2. Uniform Block Sector Architectu	ıre (4/8)
--	-----------

Block	Sector	Addres	s range	Block	Sector	Addres	s range
	5119	13FF000h	13FFFFFh		4863	12FF000h	12FFFFFh
319				303			
	5104	13F0000h	13F0FFFh		4848	12F0000h	12F0FFFh
	5103	13EF000h	13EFFFFh		4847	12EF000h	12EFFFFh
318				302			
	5088	13E0000h	13E0FFFh		4831	12E0000h	12E0FFFh
	5087	13DF000h	13DFFFFh		4831	12DF000h	12DFFFFh
317				301			
	5072	13D0000h	13D0FFFh		4816	12D0000h	12D0FFFh
÷	÷	÷	÷	I		÷	÷
	4911	132F000h	132FFFFh		4655	122F000h	122FFFFh
306				290			
	4896	1320000h	1320FFFh		4640	1220000h	1220FFFh
	4895	131F000h	131FFFFh		4639	121F000h	121FFFFh
305				289			
	4880	1310000h	1310FFFh		4624	1210000h	1210FFFh
304	4879	130F000h	130FFFFh		4623	120F000h	120FFFFh
				288			
	4864	1300000h	1300FFFh		4608	1200000h	1200FFFh
Block	Sector		s range	Block	Sector		s range
	<b>Sector</b> 4606	Addres	s range 11FFFFFh		<b>Sector</b> 4351	Addres	s range 10FFFFFh
Block 287	4606	11FF000h	11FFFFFh	Block 271	4351	10FF000h	10FFFFFh
	4606 	11FF000h 	11FFFFh i 11F0FFFh		4351 : 4336	10FF000h 	10FFFFFh i 10F0FFFh
287	4606 	11FF000h	11FFFFFh	271	4351	10FF000h	10FFFFFh
	4606 4592 4591	11FF000h : 11F0000h 11EF000h :	11FFFFFh 11F0FFFh 11EFFFFh 11EFFFFh		4351 	10FF000h 10F0000h 10EF000h 10EF000h	10FFFFh i 10F0FFFh 10EFFFFh i
287	4606 	11FF000h 	11FFFFFh 11F0FFFh 11EFFFFh 11E0FFFh	271	4351 	10FF000h 10F0000h 10EF000h 10EF000h 10E0000h	10FFFFh i 10F0FFFh 10EFFFFh i 10E0FFFh
287 286	4606 4592 4591	11FF000h : 11F0000h 11EF000h :	11FFFFFh 11F0FFFh 11EFFFFh 11EFFFFh	271 270	4351 	10FF000h 10F0000h 10EF000h 10EF000h	10FFFFh i 10F0FFFh 10EFFFFh i
287	4606  4592 4591  4576 4575  	11FF000h 11F0000h 11EF000h 11E0000h 11DF000h 11DF000h	11FFFFh i 11F0FFFh 11EFFFFh i 11E0FFFh 11DFFFFh i 1	271	4351  4336 4335  4320 4319  	10FF000h 10F0000h 10EF000h 10E0000h 10DF000h 10DF000h	10FFFFh i 10F0FFFh 10EFFFFh i 10E0FFFh 10DFFFFh i
287 286	4606 	11FF000h 	11FFFFFh 11F0FFFh 11EFFFFh 11E0FFFh	271 270	4351 	10FF000h 10F0000h 10EF000h 10EF000h 10E0000h	10FFFFh i 10F0FFFh 10EFFFFh i 10E0FFFh
287 286	4606  4592 4591  4576 4575  	11FF000h 11F0000h 11EF000h 11E0000h 11DF000h 11DF000h	11FFFFh i 11F0FFFh 11EFFFFh i 11E0FFFh 11DFFFFh i 1	271 270	4351  4336 4335  4320 4319  	10FF000h 10F0000h 10EF000h 10E0000h 10DF000h 10DF000h	10FFFFh i 10F0FFFh 10EFFFFh i 10E0FFFh 10DFFFFh i
287 286	4606  4592 4591  4576 4575  	11FF000h 11F0000h 11EF000h 11E0000h 11DF000h 11DF000h	11FFFFh i 11F0FFFh 11EFFFFh i 11E0FFFh 11DFFFFh i 1	271 270	4351  4336 4335  4320 4319  	10FF000h 10F0000h 10EF000h 10E0000h 10DF000h 10DF000h	10FFFFh i 10F0FFFh 10EFFFFh i 10E0FFFh 10DFFFFh i
287 286	4606  4592 4591  4576 4575  4560 	11FF000h 11F0000h 11EF000h 11EF000h 11EF000h 11DF000h 11DF000h 11D0000h	11FFFFh 11F0FFFh 11EFFFFh 11E0FFFh 11DFFFFh 11D0FFFFh 11D0FFFFh	271 270	4351 	10FF000h 10F0000h 10EF000h 10E0000h 10DF000h 10DF000h 10D0000h	10FFFFh i 10F0FFFh 10EFFFh 10E0FFFh 10D0FFFFh i 10D0FFFh i
287 286 285 	4606  4592 4591  4576 4575  4560 	11FF000h 11F0000h 11EF000h 11EF000h 11EF000h 11DF000h 11DF000h 11D0000h	11FFFFh 11F0FFFh 11EFFFFh 11E0FFFh 11DFFFFh 11D0FFFFh 11D0FFFFh	271 270 269 :	4351 	10FF000h 10F0000h 10EF000h 10E0000h 10DF000h 10DF000h 10D0000h	10FFFFh i 10F0FFFh 10EFFFh 10E0FFFh 10D0FFFFh i 10D0FFFh i
287 286 285 	4606  4592 4591  4576 4575  4560  4560  4399 	11FF000h i 11F0000h 11EF000h i 11E0000h 11DF000h i 11DF000h i 11DF000h i 112F000h i	11FFFFFh 11F0FFFh 11EFFFFh 11E0FFFh 11D0FFFFh 11D0FFFFh 11D0FFFFh 112FFFFh 112FFFFh	271 270 269 :	4351  4336 4335  4320 4319  4304  4304  4143 	10FF000h 10F000h 10EF000h 10EF000h 10DF000h 10DF000h 10D0000h 10D0000h 102F000h 102F000h	10FFFFh 10F0FFFh 10EFFFFh 10E0FFFh 10D0FFFFh 10D0FFFh 10D0FFFh 102FFFFh 102FFFFh 102FFFFh
287 286 285 	4606  4592 4591  4576 4575  4560  4560  4399  4384	11FF000h i 11F0000h 11EF000h i 11EF000h i 11DF000h i 11DF000h i 11DF000h i 112F000h i 112F000h	11FFFFh i 11F0FFFh 11EFFFFh i 11E0FFFh i 11D0FFFh i 11D0FFFh i 112FFFFh i 112FFFFh	271 270 269 :	4351  4336 4335  4320 4319  4304  4304  4143  4128	10FF000h 10F0000h 10EF000h 10EF000h 10DF000h 10DF000h 10DF000h 10DF000h 10DF000h 102F000h 102F000h	10FFFFh 10F0FFFh 10EFFFFh 10E0FFFh 10DFFFFh 10D0FFFh 10D0FFFh 102FFFFh 102FFFFh 1020FFFh
287 286 285 : : 274	4606  4592 4591  4576 4575  4560  4560  4399  4384	11FF000h i 11F0000h 11EF000h i 11EF000h i 11DF000h i 11DF000h i 11DF000h i 112F000h i 112F000h	11FFFFh i 11F0FFFh 11EFFFFh i 11E0FFFh i 11D0FFFh i 11D0FFFh i 112FFFFh i 112FFFFh	271 270 269 : 258	4351  4336 4335  4320 4319  4304  4304  4143  4128	10FF000h 10F0000h 10EF000h 10EF000h 10DF000h 10DF000h 10DF000h 10DF000h 10DF000h 102F000h 102F000h	10FFFFh 10F0FFFh 10EFFFFh 10E0FFFh 10DFFFFh 10D0FFFh 10D0FFFh 102FFFFh 102FFFFh 1020FFFh
287 286 285 : : 274	4606 	11FF000h 11F0000h 11EF000h 11EF000h 11DF000h 11DF000h 11DF000h 112F000h 112F000h 112F000h 112F000h 111F000h 111F000h	11FFFFh 11F0FFFh 11EFFFFh 11E0FFFh 11DFFFFh 11D0FFFh 11D0FFFh 112FFFFh 1120FFFh 1120FFFh 111FFFFh 111FFFFh	271 270 269 : 258	4351  4336 4335  4320 4319  4304  4304  4143  4128 4127  	10FF000h 10F0000h 10EF000h 10EF000h 10DF000h 10DF000h 10DF000h 102F000h 102F000h 102F000h 101F000h 101F000h	10FFFFh 10F0FFFh 10EFFFFh 10E0FFFh 10D0FFFh 10D0FFFh 10D0FFFh 1020FFFh 1020FFFh 101FFFFh 101FFFFh
287 286 285 : : 274	4606  4592 4591  4576 4575  4560  4399  4384 4384 4383  4368	11FF000h 11F000h 11EF000h 11EF000h 11DF000h 11DF000h 11DF000h 11DF000h 112F000h 112F000h 1120000h 111F000h 111F000h 111F000h	11FFFFh 11F0FFFh 11EFFFFh 11E0FFFh 11DFFFFh 11D0FFFh 11D0FFFh 112FFFFh 1120FFFh 1120FFFh 111FFFFh 1110FFFh	271 270 269 : 258	4351  4336 4335  4320 4319  4304  4304  4143  4128 4127  4112	10FF000h 10F0000h 10EF000h 10EF000h 10DF000h 10DF000h 10DF000h 102F000h 102F000h 102F000h 101F000h 101F000h 101F000h	10FFFFh 10F0FFFh 10EFFFFh 10E0FFFh 10E0FFFh 10D0FFFh 10D0FFFh 1020FFFh 1020FFFh 101FFFFh 1010FFFh



208

÷

3328

:

0D00000h

:

0D00FFFh

Table 2.	<b>Uniform Block</b>	Sector	Architecture	(5/8)	)
----------	----------------------	--------	--------------	-------	---

Block	Sector	Addres	s range	Block	Sector	Addres	s range
	4095	0FFF000h	0FFFFFFh		3839	0EFF000h	0EFFFFFh
255				239			
	4080	0FF0000h	0FF0FFFh		3824	0EF0000h	0EF0FFFh
	4079	0FEF000h	0FEFFFFh		3823	0EEF000h	0EEFFFFh
254				238			
	4064	0FE0000h	0FE0FFFh		3808	0EE0000h	0EE0FFFh
	4063	0FDF000h	0FDFFFFh		3807	0EDF000h	0EDFFFFh
253				237			
	4048	0FD0000h	0FD0FFFh		3792	0ED0000h	0ED0FFFh
							:
÷		:	÷	÷	÷	:	:
	3887	0F2F000h	0F2FFFFh		3631	0E2F000h	0E2FFFFh
242			1	226			
	3872	0F20000h	0F20FFFh		3616	0E20000h	0E20FFFh
	3871	0F1F000h	0F1FFFFh		3615	0E1F000h	0E1FFFFh
241				225			
	3856	0F10000h	0F10FFFh		3600	0E10000h	0E10FFFh
	3855	0F0F000h	0F0FFFFh		3599	0E0F000h	0E0FFFFh
240				224			
					0-01		
	3840	0F00000h	0F00FFFh		3584	0E00000h	0E00FFFh
Block	-			Block			
Block	Sector	Addres	s range	Block	Sector	Addres	s range
	-						
Block 223	Sector 3583	Addres	s range 0DFFFFFh	Block 207	Sector 3327	Addres	s range 0CFFFFFh 
	Sector 3583 	Addres	s range ODFFFFFh 		Sector 3327  3312	Addres	s range OCFFFFFh i OCF0FFFh
223	Sector 3583	Addres	s range 0DFFFFFh	207	Sector 3327	Addres	s range 0CFFFFFh
	Sector 3583 3568 3568 3567	Addres	s range ODFFFFFh  ODF0FFFh ODEFFFFh  		Sector 3327 	Addres	s range OCFFFFFh  OCF0FFFh OCEFFFFh 
223	Sector 3583 3568 3567  3557 	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODEFFFFh i ODE0FFFFh	207	Sector 3327  3312 3311  3296	Addres           0CFF000h	s range OCFFFFFh  OCF0FFFh OCEFFFFh  OCE0FFFh
223 222	Sector 3583 3568 3568 3567	Addres	s range ODFFFFFh  ODF0FFFh ODEFFFFh  	207 206	Sector 3327 	Addres	s range OCFFFFFh  OCF0FFFh OCEFFFFh 
223	Sector 3583 3568 3567 3557 3552 3551	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODEFFFFh i ODE0FFFh ODDFFFFh i	207	Sector 3327 3312 3311 3296 3295 	Addres           0CFF000h	s range OCFFFFFh OCF0FFFh OCEFFFFh OCE0FFFh OCDFFFFh
223 222	Sector 3583 3568 3567  3557 	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODEFFFFh i ODE0FFFFh	207 206	Sector 3327  3312 3311  3296	Addres           0CFF000h	s range OCFFFFFh  OCF0FFFh OCEFFFFh  OCE0FFFh
223 222	Sector 3583 3568 3567 3557 3552 3551	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODEFFFFh i ODE0FFFh ODDFFFFh i	207 206	Sector 3327 3312 3311 3296 3295 	Addres           0CFF000h	s range OCFFFFFh 
223 222	Sector 3583 3568 3567 3557 3552 3551 3536 	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODE0FFFh ODD0FFFFh i ODD0FFFFh i ODD0FFFh	207 206	Sector 3327  3312 3311  3296 3295  3280 	Addres           0CFF000h	s range OCFFFFFh i OCF0FFFh i OCE0FFFh OCDFFFFh i OCD0FFFFh i OCD0FFFh
223 222	Sector 3583 3568 3567 3557 3552 3551	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODEFFFFh i ODE0FFFh ODDFFFFh i	207 206	Sector 3327 3312 3311 3296 3295 	Addres           0CFF000h	s range OCFFFFFh OCF0FFFh OCEFFFFh OCE0FFFh OCDFFFFh
223 222 221 	Sector 3583 3568 3567 3552 3551 3551 3536  3375 	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODE0FFFh i ODD0FFFFh i ODD0FFFh i OD2FFFFh i OD2FFFFh i	207 206 205 <u>:</u>	Sector 3327  3312 3311  3296 3295  3280  3280  3119 	Addres           0CFF000h	s range OCFFFFFh OCF0FFFh OCE0FFFFh OCD0FFFFh OCD0FFFFh OCD0FFFFh OC2FFFFh OC2FFFFh
223 222 221 	Sector 3583 3568 3567 3552 3551 3551 3536  33375  3360	Addres           0DFF000h	s range ODFFFFFh DDF0FFFh ODE0FFFh DDE0FFFh DDD0FFFFh DD00FFFh DD00FFFh DD2FFFFh D022FFFFh D020FFFh	207 206 205 <u>:</u>	Sector 3327  3312 3311  3296 3295  3280  3280  3119  3014	Addres           0CFF000h	s range OCFFFFFh CCF0FFFh OCE0FFFh OCD0FFFh CD0FFFFh CD0FFFh CD0FFFh CC2FFFFh CC20FFFh
223 222 221 	Sector 3583 3568 3567 3552 3551 3551 3536  3375 	Addres           0DFF000h	s range ODFFFFFh i ODF0FFFh ODE0FFFh i ODD0FFFFh i ODD0FFFh i OD2FFFFh i OD2FFFFh i	207 206 205 <u>:</u> 194	Sector 3327  3312 3311  3296 3295  3280  3280  3119 	Addres           0CFF000h	s range OCFFFFFh OCF0FFFh OCE0FFFFh OCD0FFFFh OCD0FFFFh OCD0FFFFh OC2FFFFh OC2FFFFh
223 222 221  210	Sector 3583 3568 3567 3552 3551 3551 3536  3375  3375  3360 3359 	Addres           0DFF000h	s range ODFFFFFh DDF0FFFh ODE0FFFFh DDE0FFFh DDDFFFFh DD00FFFFh DD00FFFFh DD2FFFFh D020FFFFh D020FFFFh D01FFFFh	207 206 205 <u>:</u>	Sector 3327  3312 3311  3296 3295  3280  3280  3119  3014 3103 	Addres           0CFF000h           0CF0000h           0CE0000h           0CE0000h           0CDF000h           0CDF000h           0CDF000h           0CDF000h           0CDF000h           0CD0000h           0CD0000h           0C2F000h           0C2F000h           0C20000h           0C1F000h	s range OCFFFFFh OCF0FFFh OCE0FFFFh OCE0FFFh OCD0FFFFh I OCD0FFFFh I OC20FFFh OC20FFFh OC1FFFFh I
223 222 221  210	Sector 3583 3568 3567 3552 3551 3551 3536  33375  3360	Addres           0DFF000h	s range ODFFFFFh DDF0FFFh ODE0FFFh DDE0FFFh DDD0FFFFh DD00FFFh DD00FFFh DD2FFFFh D022FFFFh D020FFFh	207 206 205 <u>:</u> 194	Sector 3327  3312 3311  3296 3295  3280  3280  3119  3014	Addres           0CFF000h	s range OCFFFFFh  OCF0FFFh OCE0FFFh  OCD0FFFFh  OCD0FFFFh  OC2FFFFh  OC2FFFFh  OC20FFFh

192

÷

3072

2

0C00000h

2

0C00FFFh



Block	Sector	Address range		
	3071	0BFF000h	0BFFFFFh	
191				
	3056	0BF0000h	0BF0FFFh	
	3055	0BEF000h	0BEFFFFh	
190				
	3040	0BE0000h	0BE0FFFh	
	3039	0BDF000h	0BDFFFFh	
189				
	3024	0BD0000h	0BD0FFFh	
÷	÷	÷	:	
	2863	0B2F000h	0B2FFFFh	
178				
	2848	0B20000h	0B20FFFh	
	2847	0B1F000h	0B1FFFFh	
177				
	2832	0B10000h	0B10FFFh	
	2831	0B0F000h	0B0FFFFh	
176				
	2816	0B00000h	0B00FFFh	

# Table 2. Uniform Block Sector Architecture (6/8)

Block	Sector	Address range		
	2815	0AFF000h	0AFFFFFh	
175				
	2800	0AF0000h	0AF0FFFh	
	2799	0AEF000h	0AEFFFFh	
174				
	2784	0AE0000h	0AE0FFFh	
	2783	0ADF000h	0ADFFFFh	
173				
	2768	0AD0000h	0AD0FFFh	
	2607	0A2F000h	0A2FFFFh	
162				
	2592	0A20000h	0A20FFFh	
	2591	0A1F000h	0A1FFFFh	
161				
	2576	0A10000h	0A10FFFh	
	2575	0A0F000h	0A0FFFFh	
160				
	2560	0A00000h	0A00FFFh	

Block	Sector	Address range		
	2559	09FF000h	09FFFFFh	
159				
	2544	09F0000h	09F0FFFh	
	2543	09EF000h	09EFFFFh	
158				
	2528	09E0000h	09E0FFFh	
	2527	09DF000h	09DFFFFh	
157				
	2512	09D0000h	09D0FFFh	
÷		÷		
	2351	092F000h	092FFFFh	
146				
	2336	0920000h	0920FFFh	
	2335	091F000h	091FFFFh	
145				
	2320	0910000h	0910FFFh	
	2319	090F000h	090FFFFh	
144				
	2304	0900000h	0900FFFh	

Block	Sector	Address range		
	2303	08FF000h	08FFFFFh	
143				
	2288	08F0000h	08F0FFFh	
	2287	08EF000h	08EFFFFh	
142				
	2272	08E0000h	08E0FFFh	
	2271	08DF000h	08DFFFFh	
141				
	2256	08D0000h	08D0FFFh	
E	:	÷	÷	
	2095	082F000h	082FFFFh	
130				
	2080	0820000h	0820FFFh	
	2079	081F000h	081FFFFh	
129				
	2064	0810000h	0810FFFh	
	2063	080F000h	080FFFFh	
128				
	2048	0800000h	0800FFFh	



80

÷

1280

0500000h

0500FFFh

Table 2.	Uniform Block Sector Architecture	(7/8)	

$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Block	Sector	Addres	s range	Block	Sector	Addres	s range
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2047	07FF000h	07FFFFFh		1791	06FF000h	06FFFFFh
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	127				111			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2032	07F0000h	07F0FFFh		1776	06F0000h	06F0FFFh
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		2031	07EF000h	07EFFFFh		1775	06EF000h	06EFFFFh
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	126				110			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$			07E0000h	07E0FFFh			06E0000h	06E0FFFh
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2015	07DF000h	07DFFFFh		1759	06DF000h	06DFFFFh
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	125				109			
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		2000	07D0000h	07D0FFFh		1744	06D0000h	06D0FFFh
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		1	1	÷	1	÷	1	÷
$\begin{array}{c c c c c c c c c c c c c c c c c c c $		1839	072E000h	072FFFFh		1583	062E000h	062FFFF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	114		:	:	98		:	:
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		1824	0720000h	0720EEEb	00	1568	0620000h	0620FFF
$\begin{array}{c c c c c c c c c c c c c c c c c c c $								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	113				97			:
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	110	-	0710000h	0710EEEb	01		0610000h	0610FFF
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $								
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $						1001	0001 00011	0001111
Block         Sector         Address range           95         1535         05FF000h         05FFFFh           1520         05F000h         05FFFFh           1520         05F000h         05FFFFh           1520         05F000h         05FFFFh           1519         05EF000h         05EFFFFh           1519         05EF000h         05EFFFFh           1504         05E000h         05E0FFFh           1503         05DF000h         05DFFFFh           1503         05DF000h         05DFFFFh           1503         05D000h         05DFFFFh           1488         05D000h         05DFFFFh           1488         05D000h         05DFFFFh           1312         052F000h         052FFFFh           1311         051F000h         052FFFFh           1311         051F000h         052FFFFh           1311         051000h         051FFFFh           1226         0510000h         051FFFFh           1226         0510000h         0510FFFh           1226         0510000h         0510FFFh           1226         0510000h         0510FFFh           1226         0510000h         0510FFFh<	112	1007			96			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	112				96	1536	0600000h	: 0600FFFh
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1972	0700000h	<u>:</u> 0700FFFh				
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		1972 Sector	0700000h	0700FFFh		Sector	Addres	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Block	1972 Sector	0700000h	0700FFFh	Block	Sector	Addres	s range
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Block	1972 Sector 1535	0700000h 05FF000h	0700FFFh s range 05FFFFFh	Block	<b>Sector</b> 1279	Addres	s range 04FFFFr
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Block	1972 Sector 1535 1520	Addres           05FF000h	i 0700FFFh s range 05FFFFFh i 05F0FFFh	Block	Sector 1279 1264 1263	Addres 04FF000h 04F0000h	s range 04FFFFF : 04F0FFFf
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Block 95	Sector 1535 1520 1519	Addres 070000h Addres 05FF000h 05FF000h 05EF000h	i 0700FFFh s range 05FFFFFh i 05F0FFFh	Block 79	Sector 1279 1264 1263	Addres 04FF000h  04F0000h 04EF000h 	s range 04FFFFF : 04F0FFFr
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Block 95	Image: Sector           1535           1520           1519           1504	Addres           070000h           05FF000h           05F000h           05F000h           05EF000h           05EF000h           05E000h	0700FFFh s range 05FFFFFh : 05F0FFFh 05EFFFFh :	Block 79	Sector 1279 1264 1263	Addres 04FF000h  04F0000h 04EF000h  04E0000h	s range 04FFFFF i 04F0FFFr 04EFFFFr
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	<b>Block</b> 95 94	Image: Sector           1535           1520           1519           1504	Addres           070000h           05FF000h           05F000h           05F000h           05EF000h           05EF000h           05E000h	i 0700FFFh s range 05FFFFFh i 05F0FFFh 05EFFFFh i 05E0FFFh	Block 79	Sector 1279 1264 1263 1248	Addres 04FF000h  04F0000h 04EF000h  04E0000h	s range 04FFFFF i 04F0FFFF 04EFFFFF i 04E0FFFF
82         i	<b>Block</b> 95 94	Image: Sector           1535           1520           1519           1504	Addres           070000h           05FF000h           05F000h           05F000h           05EF000h           05EF000h           05E000h	i 0700FFFh s range 05FFFFFh i 05F0FFFh 05EFFFFh i 05E0FFFh	<b>Block</b> 79 78	Sector 1279 1264 1263 1248	Addres 04FF000h  04F0000h 04EF000h  04E0000h	s range 04FFFFF i 04F0FFFF 04EFFFFF i 04E0FFFF
82         i	<b>Block</b> 95 94	Image: Sector           1535           1520           1519           1504           1503	Addres           070000h           05FF000h           1           05F000h           1           05EF000h           1           05E000h           1           05E000h           1           05E000h	i 0700FFFh 05FFFFFh i 05F0FFFh 05EFFFFh 05E0FFFh 05DFFFFh i i	<b>Block</b> 79 78	Sector 1279 1264 1263 1248 1248 1247 	Addres 04FF000h 04F0000h 04EF000h 04EF000h 04E0000h 04DF000h	s range
82         i	<b>Block</b> 95 94	Image: Sector           1535           1520           1519           1504           1503	Addres           070000h           05FF000h           1           05F000h           1           05EF000h           1           05E000h           1           05E000h           1           05E000h	i 0700FFFh 05FFFFFh i 05F0FFFh 05EFFFFh 05E0FFFh 05DFFFFh i i	<b>Block</b> 79 78	Sector 1279 1264 1263 1248 1248 1247 	Addres 04FF000h 04F0000h 04EF000h 04EF000h 04E0000h 04DF000h	s range 04FFFFf 04F0FFFf 04EFFFFf 04E0FFFf 04DFFFFf
1311         051F000h         051FFFFh         1055         041F000h         041FFFFh           81         i	<b>Block</b> 95 94		Addres           0700000h           05FF000h           05F000h           05F000h           05EF000h           05E000h           05DF000h           05DF000h           05DF000h           05DF000h           05DF000h           05DF000h           05DF000h	i 0700FFFh 05FFFFFh i 05F0FFFh i 05E0FFFh 05D0FFFh i 05D0FFFh i 05D0FFFh	<b>Block</b> 79 78	Sector 1279 1264 1263 1248 1248 1247 1232 	Addres 04FF000h i 04F0000h 04EF000h 04EF000h 04E0000h 04DF000h i 04D0000h i 04D0000h i 04D0000h	s range 04FFFFf 04F0FFFf 04EFFFFf 04E0FFFf 04DFFFFf
81         Image: I	Block         95         94         93		Addres           0700000h           05FF000h           05F000h           05F000h           05EF000h           05E000h           05DF000h           05DF000h           05DF000h           05DF000h           05DF000h           05DF000h	i 0700FFFh 05FFFFFh i 05F0FFFh i 05E0FFFh 05D0FFFh i 05D0FFFh i 05D0FFFh	Block           79           78           77	Sector 1279 1264 1263 1248 1248 1247 1232 	Addres 04FF000h i 04F0000h 04EF000h 04EF000h 04E0000h 04DF000h i 04D0000h i 04D0000h i 04D0000h	s range 04FFFFF 04F0FFFf 04EFFFFf 04E0FFFf 04DFFFFf 04D0FFFf
1296 0510000h 0510FFFh 1040 0410000h 0410FFF	Block         95         94         93	Image: Sector           1535           1520           1519           1504           1503           1488           Image: Image			Block           79           78           77	Sector 1279 1264 1263 1248 1247 1232 1232 1071 1071	Addres 04FF000h 04F0000h 04EF000h 04EF000h 04E0000h 04DF000h 04DF000h 04DF000h 04DF000h 04DF000h 04DF000h 04D0000h	s range 04FFFFF 04F0FFFf 04E0FFFf 04E0FFFf 04D0FFFf 04D0FFFf 04D0FFFf
	Block         95         94         93	Image: Sector           1535           1520           1519           1504           1503           1488           Image: Image			Block           79           78           77	Sector 1279 1264 1263 1248 1247 1232 1232 1071 1056	Addres           04FF000h	s range 04FFFFF 04F0FFFf 04EFFFFf 04E0FFFf 04DFFFFf 04D0FFFf
	Block         95         94         93	Image: Sector           1535           1520           1519           1504           1503           1488           Image: Image			Block           79           78           77	Sector 1279 1264 1263 1248 1247 1232 1232 1071 1056	Addres           04FF000h	s range 04FFFFf 04F0FFFf 04E0FFFf 04E0FFFf 04D0FFFf 04D0FFFf 04D0FFFf 0420FFFf 0420FFFf
	Block         95         94         93		Addres           0700000h           05FF000h           05F000h           05F000h           05E000h           05E000h           05DF000h           05D0000h           05D0000h           052F000h           052F000h           052F000h           051F000h		Block           79           78           77	Sector 1279 1264 1263 1248 1247 1232 1232 1071 1056 1055 1055	Addres 04FF000h 04F000h 04F000h 04EF000h 04EF000h 04DF000h 04DF000h 04DF000h 04DF000h 04DF000h 04DF000h 04DF000h 041F000h 041F000h 041F000h	s range 04FFFFf 04F0FFFf 04E0FFFf 04D0FFFf 04D0FFFf 04D0FFFf 0420FFFf 0420FFFf

64

5

1024

0400000h

:

0400FFFh



Block	Sector	Address range		
	1023	03FF000h	03FFFFFh	
63				
	1008	03F0000h	03F0FFFh	
	1007	03EF000h	03EFFFFh	
62				
	992	03E0000h	03E0FFFh	
	991	03DF000h	03DFFFFh	
61				
	976	03D0000h	03D0FFFh	
÷	÷	÷		
	815	032F000h	032FFFFh	
50				
	800	0320000h	0320FFFh	
	799	031F000h	031FFFFh	
49				
	784	0310000h	0310FFFh	
	783	030F000h	030FFFFh	
48				
	768	0300000h	0300FFFh	

# Table 2. Uniform Block Sector Architecture (8/8)

	1				
Block	Sector	Address range			
	767	02FF000h	02FFFFFh		
47					
	752	02F0000h	02F0FFFh		
	751	02EF000h	02EFFFFh		
46					
	736	02E0000h	02E0FFFh		
	735	02DF000h	02DFFFFh		
45					
	720	02D0000h	02D0FFFh		
ł	÷	÷	ł		
	559	022F000h	022FFFFh		
34					
	544	0220000h	0220FFFh		
	543	021F000h	021FFFFh		
33					
	528	0210000h	0210FFFh		
	527	020F000h	020FFFFh		
32					
	512	0200000h	0200FFFh		

Block	Sector	Address range		
	511	01FF000h	01FFFFFh	
31				
	496	01F0000h	01F0FFFh	
	495	01EF000h	01EFFFFh	
30				
	480	01E0000h	01E0FFFh	
	479	01DF000h	01DFFFFh	
29				
	464	01D0000h	01D0FFFh	
:		:		
	303	012F000h	012FFFFh	
18				
	288	0120000h	0120FFFh	
	287	011F000h	011FFFFh	
17				
	272	0110000h	0110FFFh	
	271	010F000h	010FFFFh	
16				
	256	0100000h	0100FFFh	

Block	Sector	Address range		
	255	00FF000h	00FFFFFh	
15				
	240	00F0000h	00F0FFFh	
	239	00EF000h	00EFFFFh	
14				
	224	00E0000h	00E0FFFh	
	223	00DF000h	00DFFFFh	
13				
	208	00D0000h	00D0FFFh	
:	:	:	:	
	47	002F000h	002FFFFh	
2				
	32	0020000h	0020FFFh	
	31	001F000h	001FFFFh	
1				
	16	0010000h	0010FFFh	
	15	000F000h	000FFFFh	
	4	0004000h	0004FFFh	
0	3	0003000h	0003FFFh	
	2	0002000h	0002FFFh	
	1	0001000h	0001FFFh	
	0	0000000h	0000FFFh	




# **OPERATING FEATURES**

#### Standard SPI Modes

The EN25QH256 is accessed through a SPI compatible bus consisting of four signals: Serial Clock (CLK), Chip Select (CS#), Serial Data Input (DI) and Serial Data Output (DO). Both SPI bus operation Modes 0 (0,0) and 3 (1,1) are supported. The primary difference between Mode 0 and Mode 3, as shown in Figure 3, concerns the normal state of the CLK signal when the SPI bus master is in standby and data is not being transferred to the Serial Flash. For Mode 0 the CLK signal is normally low. For Mode 3 the CLK signal is normally high. In either case data input on the DI pin is sampled on the rising edge of the CLK. Data output on the DO pin is clocked out on the falling edge of CLK.

#### Figure 3. SPI Modes



#### **Dual SPI Instruction**


The EN25QH256 supports Dual SPI operation when using the "Dual Output Fast Read and Dual I/O Fast Read " (3Bh and BBh) instructions. These instructions allow data to be transferred to or from the Serial Flash memory at two to three times the rate possible with the standard SPI. The Dual Read instructions are ideal for quickly downloading code from Flash to RAM upon power-up (code-shadowing) or for application that cache code-segments to RAM for execution. The Dual output feature simply allows the SPI input pin to also serve as an output during this instruction. When using Dual SPI instructions the DI and DO pins become bidirectional I/O pins; DQ<sub>0</sub> and DQ<sub>1</sub>. All other operations use the standard SPI interface with single output signal.

#### **Quad SPI Instruction**

The EN25QH256 supports Quad output operation when using the Quad I/O Fast Read (EBh). This instruction allows data to be transferred to or from the Serial Flash memory at four to six times the rate possible with the standard SPI. The Quad Read instruction offer a significant improvement in continuous and random access transfer rates allowing fast code-shadowing to RAM or for application that cache code-segments to RAM for execution. The EN25QH256 also supports full Quad Mode function while using the Enable Quad Peripheral Interface mode (EQPI) (38h). When using Quad SPI instruction the DI and DO pins become bidirectional I/O pins;  $DQ_0$  and  $DQ_1$ , and the WP# and HOLD# pins become  $DQ_2$  and  $DQ_3$  respectively.



#### Figure 4. Quad SPI Modes



Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.

#### Page Programming

To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration  $t_{PP}$ ).

To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be programmed at a time (changing bits from 1 to 0) provided that they lie in consecutive addresses on the same page of memory.

### Sector Erase, Block Erase and Chip Erase

The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be applied, the bytes of memory need to have been erased to all 1s (FFh). This can be achieved a sector at a time, using the Sector Erase (SE) instruction, a block at a time using the Block Erase (BE) instruction or throughout the entire memory, using the Chip Erase (CE) instruction. This starts an internal Erase cycle (of duration  $t_{SE}$   $t_{BE}$  or  $t_{CE}$ ). The Erase instruction must be preceded by a Write Enable (WREN) instruction.

### Polling During a Write, Program or Erase Cycle

A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase (SE, BE or CE) can be achieved by not waiting for the worst case delay ( $t_W$ ,  $t_{PP}$ ,  $t_{SE}$ ,  $t_{BE}$  or  $t_{CE}$ ). The Write In Progress (WIP) bit is provided in the Status Register so that the application program can monitor its value, polling it to establish when the previous Write cycle, Program cycle or Erase cycle is complete.

#### Active Power, Stand-by Power and Deep Power-Down Modes

When Chip Select (CS#) is Low, the device is enabled, and in the Active Power mode. When Chip Select (CS#) is High, the device is disabled, but could remain in the Active Power mode until all internal cycles have completed (Program, Erase, and Write Status Register). The device then goes into the Stand-by Power mode. The device consumption drops to  $I_{CC1}$ .

The Deep Power-down mode is entered when the specific instruction (the Enter Deep Power-down Mode (DP) instruction) is executed. The device consumption drops further to  $I_{CC2}$ . The device remains in this mode until another specific instruction (the Release from Deep Power-down Mode and Read Device ID (RDI) instruction) is executed.



All other instructions are ignored while the device is in the Deep Power-down mode. This can be used as an extra software protection mechanism, when the device is not in active use, to protect the device from inadvertent Write, Program or Erase instructions.

#### Status Register and Information Register

The Status Register and Information Register contain a number of status and control bits that can be read or set (as appropriate) by specific instructions.

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle.

WEL bit. The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions.

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, enable bit only for Quad Input/Output FAST\_READ (EBh) in SPI command. When it is "0" (factory default), it disables Quad Input/Output FAST\_READ (EBh) in SPI command and WP#, HOLD# are enabled. While QE is "1", it enables Quad Input/Output FAST\_READ (EBh) in SPI command and WP#, HOLD# are disabled. In other words, in SPI mode, the QE bit needs to be assigned through WRSR to enable or disable SPI command Quad Input/Output FAST\_READ (EBh). If the system goes into Full Quad I/O (EQPI), this QE bit becomes no affection since WP# and HOLD# function will be disabled by EQPI mode and Quad Input/Output FAST\_READ (EBh) will be always available in EQPI mode.

**SRP bit / OTP\_LOCK bit** The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode. In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits.

In OTP mode, this bit serves as OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK bit value is equal 0, after OTP\_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.

**Note :** In OTP mode, the WRSR command will ignore any input data and program OTP\_LOCK bit to 1, user must clear the protect bits before entering OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

**4 BYTE Indicator bit.** By writing EN4B instruction, the 4 BYTE bit may be set to "1" to access the address length of 32-bit for higher density (larger than 128Mb) memory area. The default state is "0", which means the mode of 24-bit address. The 4 BYTE bit may be clear by power off or writing EX4B instruction to reset the state to be "0"

**Program Fail Flag bit.** While a program failure happened, the Program Fail Flag bit would be set. This bit will also be set when the user attempts to program a protected main memory region or a locked OTP region. This bit can indicate whether one or more of program operations fail, and can be reset by Program (PP) or Erase (SE, BE or CE) instructions.

**Erase Fail Flag bit.** While an erase failure happened, the Erase Fail Flag bit would be set. This bit will also be set when the user attempts to erase a protected main memory region or a locked OTP region. This bit can indicate whether one or more of erase operations fail, and can be reset by Program (PP) or Erase (SE, BE or CE) instructions.

Note : For Program and Erase Flag bits,

- 1. The flag bits can be reset by power-on or that embedded mode was executed like WRSR, Erase or Program command.
- 2. If the system is trying to erase a locked block and then program a locked block. The erase fail or program fail flag bit will be high due to no successful Program, Erase or WRSE command.



### Write Protection

Applications that use non-volatile memory must take into consideration the possibility of noise and other adverse system conditions that may compromise data integrity. To address this concern the EN25QH256 provides the following data protection mechanisms:

- Power-On Reset and an internal timer (t<sub>PUW</sub>) can provide protection against inadvertent changes while the power supply is outside the operating specification.
- Program, Erase and Write Status Register instructions are checked that they consist of a number of clock pulses that is a multiple of eight, before they are accepted for execution.
- All instructions that modify data must be preceded by a Write Enable (WREN) instruction to set the Write Enable Latch (WEL) bit. This bit is returned to its reset state by the following events:
   Power-up
  - Write Disable (WRDI) instruction completion or Write Status Register (WRSR) instruction completion or Page Program (PP) instruction completion or Sector Erase (SE) instruction completion or Block Erase (BE) instruction completion or Chip Erase (CE) instruction completion
- The Block Protect (BP3, BP2, BP1, BP0) bits allow part of the memory to be configured as readonly. This is the Software Protected Mode (SPM).
- The Write Protect (WP#) signal allows the Block Protect (BP3, BP2, BP1, BP0) bits and Status Register Protect (SRP) bit to be protected. This is the Hardware Protected Mode (HPM).
- In addition to the low power consumption feature, the Deep Power-down mode offers extra software protection from inadvertent Write, Program and Erase instructions, as all instructions are ignored except one particular instruction (the Release from Deep Power-down instruction).

Status Register Content			ntent	Memory Content			
BP3 Bit	BP2 Bit	BP1 Bit	BP0 Bit	Protect Areas	Addresses	Density(KB)	Portion
0	0	0	0	None	None	None	None
0	0	0	1	Block 511	1FF0000h-1FFFFFFh	64KB	Upper 1/512
0	0	1	0	Block 510 to 511	1FE0000h-1FFFFFFh	128KB	Upper 2/512
0	0	1	1	Block 508 to 511	1FC0000h-1FFFFFh	256KB	Upper 4/512
0	1	0	0	Block 504 to 511	1F80000h-1FFFFFFh	512KB	Upper 8/512
0	1	0	1	Block 496 to 511	1F00000h-1FFFFFFh	1024KB	Upper 16/512
0	1	1	0	Block 480 to 511	1E00000h-1FFFFFh	2048KB	Upper 32/512
0	1	1	1	All	0000000h-1FFFFFh	32768KB	All
1	0	0	0	None	None	None	None
1	0	0	1	Block 0	0000000h-000FFFFh	64KB	Lower 1/512
1	0	1	0	Block 0 to 1	0000000h-001FFFFh	128KB	Lower 2/512
1	0	1	1	Block 0 to 3	0000000h-003FFFFh	256KB	Lower 4/512
1	1	0	0	Block 0 to 7	0000000h-007FFFFh	512KB	Lower 8/512
1	1	0	1	Block 0 to 15	0000000h-00FFFFFh	1024KB	Lower 16/512
1	1	1	0	Block 0 to 31	0000000h-01FFFFh	2048KB	Lower 32/512
1	1	1	1	All	0000000h-1FFFFFh	32768KB	All

### Table 3. Protected Area Sizes Sector Organization





# INSTRUCTIONS

All instructions, addresses and data are shifted in and out of the device, most significant bit first. Serial Data Input (DI) is sampled on the first rising edge of Serial Clock (CLK) after Chip Select (CS#) is driven Low. Then, the one-byte instruction code must be shifted in to the device, most significant bit first, on Serial Data Input (DI), each bit being latched on the rising edges of Serial Clock (CLK).

The instruction set is listed in Table 4. Every instruction sequence starts with a one-byte instruction code. Depending on the instruction, this might be followed by address bytes, or by data bytes, or by both or none. Chip Select (CS#) must be driven High after the last bit of the instruction sequence has been shifted in. In the case of a Read Data Bytes (READ), Read Data Bytes at Higher Speed (Fast\_Read), Dual Output Fast Read (3Bh), Dual I/O Fast Read (BBh), Quad Input/Output FAST\_READ (EBh), Read Status Register (RDSR), Read Information Register (RDIFR) or Release from Deep Power-down, and Read Device ID (RDI) instruction, the shifted-in instruction sequence is followed by a data-out sequence. Chip Select (CS#) can be driven High after any bit of the data-out sequence is being shifted out.

In the case of a Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status Register (WRSR), Write Enable (WREN), Write Disable (WRDI) or Deep Power-down (DP) instruction, Chip Select (CS#) must be driven High exactly at a byte boundary, otherwise the instruction is rejected, and is not executed. That is, Chip Select (CS#) must driven High when the number of clock pulses after Chip Select (CS#) being driven Low is an exact multiple of eight. For Page Program, if at any time the input byte is not a full byte, nothing will happen and WEL will not be reset.

In the case of multi-byte commands of Page Program (PP), and Release from Deep Power Down (RES) minimum number of bytes specified has to be given, without which, the command will be ignored.

In the case of Page Program, if the number of byte after the command is less than 4 (at least 1 data byte), it will be ignored too. In the case of SE and BE, exact 24-bit address is a must, any less or more will cause the command to be ignored.

All attempts to access the memory array during a Write Status Register cycle, Program cycle or Erase cycle are ignored, and the internal Write Status Register cycle, Program cycle or Erase cycle continues unaffected.



#### Table 4A. Instruction Set

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
EQPI	38h						
RSTQIO <sup>(2)</sup>	FFh						
RSTEN	66h						
RST <sup>(1)</sup>	99h						
Write Enable	06h						
Write Disable / Exit OTP mode	04h						
Read Status Register	05h	(S7-S0) <sup>(3)</sup>					continuous <sup>(4)</sup>
Read Information Register	2Bh	(S7-S0) <sup>(3)</sup>					continuous <sup>(4)</sup>
Write Status Register	01h	S7-S0					
Enter 4-byte mode	B7h						
Exit 4-byte mode	E9h						
Enter High Bank Latch Mode	67h						
Exit High Bank Latch Mode	98h						
Page Program	02h <sup>(8)</sup>	A23-A16	A15-A8	A7-A0	D7-D0	Next byte	continuous
Sector Erase	20h <sup>(8)</sup>	A23-A16	A15-A8	A7-A0			
Block Erase	D8h <sup>(8)</sup>	A23-A16	A15-A8	A7-A0			
Chip Erase	C7h/ 60h						
Deep Power-down	B9h						
Release from Deep Power-down, and read Device ID	ABh	dummy	dummy	dummy	(ID7-ID0)		(5)
Release from Deep Power-down							
Manufacturer/ Device ID	90h	dummy	dummy	00h 01h	(M7-M0) (ID7-ID0)	(ID7-ID0) (M7-M0)	(6)
Read Identification	9Fh	(M7-M0)	(ID15-ID8)	(ID7-ID0)	(7)		
Enter OTP mode	3Ah						
Read SFDP mode and Unique ID Number	5Ah <sup>(8)</sup>	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous

#### Notes:

RST command only executed if RSTEN command is executed first. Any intervening command will disable Reset.
 Device accepts eight-clocks command in Standard SPI mode, or two-clocks command in Quad SPI mode

3. Data bytes are shifted with Most Significant Bit first. Byte fields with data in parenthesis "()" indicate data being read from the device on the DO pin

4. The Status Register contents will repeat continuously until CS# terminate the instruction
5. The Device ID will repeat continuously until CS# terminates the instruction
6. The Manufacturer ID and Device ID bytes will repeat continuously until CS# terminates the instruction.
00h on Byte 4 starts with MID and alternate with DID, 01h on Byte 4 starts with DID and alternate with MID

(M7-M0): Manufacturer, (ID15-ID8): Memory Type, (ID7-ID0): Memory Capacity
 Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be

increased.



Table 4B. Instruction Set (Read Instruction)

Instruction Name	Byte 1 Code	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	n-Bytes
Read Data	03h <sup>(6)</sup>	A23-A16	A15-A8	A7-A0	(D7-D0)	(Next byte)	continuous
Fast Read	0Bh <sup>(6)</sup>	A23-A16	A15-A8	A7-A0	dummy	(D7-D0)	(Next Byte) continuous
Dual Output Fast Read	3Bh <sup>(6)</sup>	A23-A16	A15-A8	A7-A0	dummy	(D7-D0,) <sup>(1)</sup>	(one byte per 4 clocks, continuous)
Dual I/O Fast Read	BBh <sup>(6)</sup>	A23-A8 <sup>(2)</sup>	A7-A0, dummy <sup>(2)</sup>	(D7-D0,) (1)			(one byte per 4 clocks, continuous)
Quad I/O Fast Read	EBh <sup>(6)</sup>	A23-A0, dummy <sup>(4)</sup>	(dummy, D7-D0 ) <sup>(5)</sup>	(D7-D0,) <sup>(3)</sup>			(one byte per 2 clocks, continuous)

#### Notes:

1. Dual Output data  $DQ_0 = (D6, D4, D2, D0)$  $DQ_1 = (D7, D5, D3, D1)$ 

2. Dual Input Address

 $\begin{array}{l} DQ_0 = A22, \ A20, \ A18, \ A16, \ A14, \ A12, \ A10, \ A8 \ ; \\ A6, \ A4, \ A2, \ A0, \ dummy \ 6, \ dummy \ 4, \ dummy \ 2, \ dummy \ 0 \\ DQ_1 = A23, \ A21, \ A19, \ A17, \ A15, \ A13, \ A11, \ A9 \ ; \\ A7, \ A5, \ A3, \ A1, \ dummy \ 7, \ dummy \ 5, \ dummy \ 3, \ dummy \ 1 \\ \end{array}$ 

3. Quad Data

$DQ_0 = (D4, D0, \dots)$
$DQ_1 = (D5, D1, \dots)$
$DQ_2 = (D6, D2, \dots)$
$DQ_3 = (D7, D3, \dots)$

4. Quad Input Address

 $DQ_0 = A20, A16, A12, A8, A4, A0, dummy 4, dummy 0$  $DQ_1 = A21, A17, A13, A9, A5, A1, dummy 5, dummy 1$  $DQ_2 = A22, A18, A14, A10, A6, A2, dummy 6, dummy 2$  $DQ_3 = A23, A19, A15, A11, A7, A3, dummy 7, dummy 3$ 

5. Quad I/O Fast Read Data

6. Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.



Table 5. Manufacturer and Device Identification

OP Code	(M7-M0)	(ID15-ID0)	(ID7-ID0)
ABh			18h
90h	1Ch		18h
9Fh	1Ch	7019h	

# Enable Quad Peripheral Interface mode (EQPI) (38h)

The Enable Quad Peripheral Interface mode (EQPI) instruction will enable the flash device for Quad SPI bus operation. Upon completion of the instruction, all instructions thereafter will be 4-bit multiplexed input/output until a power cycle or "Reset Quad I/O instruction "instruction, as shown in Figure 5. The device did not support the Read Data Bytes (READ) (03h), Dual Output Fast Read (3Bh) and Dual Input/Output FAST\_READ (BBh) modes while the Enable Quad Peripheral Interface mode (EQPI) (38h) turns on.




Figure 5. Enable Quad Peripheral Interface mode Sequence Diagram

### Reset Quad I/O (RSTQIO) (FFh)

The Reset Quad I/O instruction resets the device to 1-bit Standard SPI operation. To execute a Reset Quad I/O operation, the host drives CS# low, sends the Reset Quad I/O command cycle (FFh) then, drives CS# high. This command can't be used in Standard SPI mode.



### Reset-Enable (RSTEN) (66h) and Reset (RST) (99h)

The Reset operation is used as a system (software) reset that puts the device in normal operating Ready mode. This operation consists of two commands: Reset-Enable (RSTEN) and Reset (RST).

To reset the EN25QH256 the host drives CS# low, sends the Reset-Enable command (66h), and drives CS# high. Next, the host drives CS# low again, sends the Reset command (99h), and drives CS# high. The Reset operation requires the Reset-Enable command followed by the Reset command. Any command other than the Reset command after the Reset-Enable command will disable the Reset-Enable.

A successful command execution will reset the Status register and the Information register to data = 00h, see Figure 6 for SPI Mode and Figure 6.1 for EQPI Mode. A device reset during an active Program or Erase operation aborts the operation, which can cause the data of the targeted address range to be corrupted or lost. Depending on the prior operation, the reset timing may vary. Recovery from a Write operation requires more software latency time ( $t_{SR}$ ) than recovery from other operations.




Figure 6. Reset-Enable and Reset Sequence Diagram





Figure 6.1 Reset-Enable and Reset Sequence Diagram under EQPI Mode



# **Software Reset Flow**



### Note:

- 1. Reset-Enable (RSTEN) (66h) and Reset (RST) (99h) commands need to match standard SPI or EQPI (Quad) mode.
- 2. Continue (Enhance) EB mode need to use quad Reset-Enable (RSTEN) (66h) and quad Reset (RST) (99h) commands.
- 3. If user is not sure it is in SPI or Quad mode, we suggest to execute sequence as follows:
- Quad Reset-Enable (RSTEN) (66h) -> Quad Reset (RST) (99h) -> SPI Reset-Enable (RSTEN) (66h) -> SPI Reset (RST) (99h) to reset.
- 4. The reset command could be executed during embedded program and erase process, EQPI mode and Continue EB mode to back to SPI mode.
- 5. This flow cannot release the device from Deep power down mode.
- 6. The Status Register Bit and Information register Bit will reset to default value after reset done.
- 7. If user reset device during erase, the embedded reset cycle software reset latency will take about 28us in worst case.



#### Write Enable (WREN) (06h)

The Write Enable (WREN) instruction (Figure 7) sets the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL) bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE) and Write Status Register (WRSR) instruction.

The Write Enable (WREN) instruction is entered by driving Chip Select (CS#) Low, sending the instruction code, and then driving Chip Select (CS#) High.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.





Figure 7. Write Enable Instruction Sequence Diagram

#### Write Disable (WRDI) (04h)

The Write Disable instruction (Figure 8) resets the Write Enable Latch (WEL) bit in the Status Register to a 0 or exit from OTP mode to normal mode. The Write Disable instruction is entered by driving Chip Select (CS#) low, shifting the instruction code "04h" into the DI pin and then driving Chip Select (CS#) high. Note that the WEL bit is automatically reset after Power-up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase (BE) and Chip Erase instructions.

The instruction sequence is shown in Figure 8.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.





This Data Sheet may be revised by subsequent versions25©2004 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.25©2004 Eon Silicon Solution, Inc.,www.eonssi.com






Figure 8.1 Write Enable/Disable Instruction Sequence under EQPI Mode

### Read Status Register (RDSR) (05h)

The Read Status Register (RDSR) instruction allows the Status Register to be read. The Status Register may be read at any time, even while a Program, Erase or Write Status Register cycle is in progress. When one of these cycles is in progress, it is recommended to check the Write In Progress (WIP) bit before sending a new instruction to the device. It is also possible to read the Status Register continuously, as shown in Figure 9.

The instruction sequence is shown in Figure 9.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 9. Read Status Register Instruction Sequence Diagram






Table 6	Status	Register	Rit	Locations
	Juaius	Negister	ы	Locations

S7		S6	S5	S4	S3	S2	S1	S0	
SRP Status Register Protect	OTP_LOCK bit (note 1)	QE (Quad Enable)	BP3 (Block Protected bits)	BP2 (Block Protected bits)	BP1 (Block Protected bits)	BP0 (Block Protected bits)	WEL (Write Enable Latch)	WIP (Write In Progress bit) (Note 3)	
1 = status register write disable	1 = OTP sector is protected	1 = Quad enable 0 = not Quad enable	(note 2)	(note 2)	(note 2)	(note 2)	1 = write enable 0 = not write enable	1 = write operation 0 = not in write operation	
Non-vo	latile bit	Non-volatile bit	Non-volatile bit.	Non-volatile bit	Non-volatile bit	Non-volatile bit	volatile bit	volatile bit	

#### Note

1. In OTP mode, SRP bit is served as OTP\_LOCK bit.

- 2. See the table "Protected Area Sizes Sector Organization".
- 3. When executed the (RDSR) (05h) command, the OTP\_LOCK bit (S7 / in OTP mode) value is the same as OTP\_LOCK bit (S1) in table 7.

The status and control bits of the Status Register are as follows:

**WIP bit.** The Write In Progress (WIP) bit indicates whether the memory is busy with a Write Status Register, Program or Erase cycle. When set to 1, such a cycle is in progress, when reset to 0 no such cycle is in progress.

**WEL bit.** The Write Enable Latch (WEL) bit indicates the status of the internal Write Enable Latch. When set to 1 the internal Write Enable Latch is set, when set to 0 the internal Write Enable Latch is reset and no Write Status Register, Program or Erase instruction is accepted.

**BP3, BP2, BP1, BP0 bits.** The Block Protect (BP3, BP2, BP1, BP0) bits are non-volatile. They define the size of the area to be software protected against Program and Erase instructions. These bits are written with the Write Status Register (WRSR) instruction. When one or both of the Block Protect (BP3, BP2, BP1, BP0) bits is set to 1, the relevant memory area (as defined in Table 3.) becomes protected against Page Program (PP) Sector Erase (SE) and , Block Erase (BE), instructions. The Block Protect



(BP3, BP2, BP1, BP0) bits can be written provided that the Hardware Protected mode has not been set. The Chip Erase (CE) instruction is executed if, and only if, all Block Protect (BP3, BP2, BP1, BP0) bits are 0.

**QE bit.** The Quad Enable (QE) bit, non-volatile bit, enable bit only for Quad Input/Output FAST\_READ (EBh) in SPI command. When it is "0" (factory default), it disables Quad Input/Output FAST\_READ (EBh) in SPI command and WP#, HOLD# are enabled. While QE is "1", it enables Quad Input/Output FAST\_READ (EBh) in SPI command and WP#, HOLD# are disabled. In other words, in SPI mode, the QE bit needs to be assigned through WRSR to enable or disable SPI command Quad Input/Output FAST\_READ (EBh). If the system goes into Full Quad I/O (EQPI), this QE bit becomes no affection since WP# and HOLD# function will be disabled by EQPI mode and Quad Input/Output FAST\_READ (EBh) will be always available in EQPI mode.

**SRP bit / OTP\_LOCK bit.** The Status Register Protect (SRP) bit operates in conjunction with the Write Protect (WP#) signal. The Status Register Write Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected mode (when the Status Register Protect (SRP) bit is set to 1, and Write Protect (WP#) is driven Low). In this mode, the non-volatile bits of the Status Register (SRP, BP3, BP2, BP1, BP0) become read-only bits and the Write Status Register (WRSR) instruction is no longer accepted for execution.

In OTP mode, this bit serves as OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK bit value is equal 0, after OTP\_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.

**Note :** In OTP mode, the WRSR command will ignore any input data and program OTP\_LOCK bit to 1, user must clear the protect bits before enter OTP mode and program the OTP code, then execute WRSR command to lock the OTP sector before leaving OTP mode.

#### Read Information Register (RDIFR) (2Bh)

The Read Information Register (RDIFR) instruction is for reading the value of Information Register. The Read Information Register can be read at any time (even in program/erase/write status register condition) and continuously, as shown in Figure 10.

The sequence of issuing RDIFR instruction is: CS# goes low -> sending RDIFR instruction -> Information Register data out on DO -> CS# goes high.

The instruction sequence is shown in Figure 10.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 10. Read Information register Instruction Sequence Diagram






Figure 10.1 Read Information register Instruction Sequence under EQPI Mode

#### **Table 7. Information Register Bit Locations**

S7	S6	S5	S4	S3	S2	S1	S0
HBL (High Bank Latch bit)	Erase Fail Flag	Program Fail Flag			4 BYTE	OTP_LOCK bit	
1 = access larger than 128Mb 0 = access smaller than 128Mb (default = 0)	1 = indicate Erase failed 0 = normal Erase succeed (default = 0)	1 = indicate Program failed 0 = normal Program succeed (default = 0)	Reserved bit	Reserved bit	1 = 4-byte address mode 0 = 3-byte address mode (default = 0)	1 = OTP sector is protected	Reserved bit
volatile bit	volatile bit	volatile bit			volatile bit	non-volatile bit	
Read Only	Read Only	Read Only			Read Only	Read Only	

#### Note:

- 1. When executed the (RDIFR) (2Bh) command, the OTP\_LOCK bit (S1) value is the same as OTP\_LOCK bit (S7 / in OTP mode) in table 6.
- 2. Default at Power-up is "0"



The status and control bits of the Secured Register are as follows:

**Reserved bit.** Information register bit locations 0, 3 and 4 are reserved for future use. Current devices will read 0 for these bit locations. It is recommended to mask out the reserved bit when testing the Suspend Status Register. Doing this will ensure compatibility with future devices.

**OTP\_LOCK bit.** The OTP\_LOCK bit, user can read/program/erase OTP sector as normal sector while OTP\_LOCK bit value is equal 0, after OTP\_LOCK bit is programmed with 1 by WRSR command, the OTP sector is protected from program and erase operation. The OTP\_LOCK bit can only be programmed once.

**4 BYTE Indicator bit.** By writing EN4B instruction, the 4 BYTE bit may be set to "1" to access the address length of 32-bit for higher density (large than 128Mb) memory area. The default state is "0", which means the mode of 24-bit address. The 4 BYTE bit may be clear by power off or writing EX4B instruction to reset the state to be "0"

**Program Fail Flag bit.** While a program failure happened, the Program Fail Flag bit would be set. This bit will also be set when the user attempts to program a protected main memory region or a locked OTP region. This bit can indicate whether one or more of program operations fail, and can be reset by Program (PP) or Erase (SE, BE or CE) instructions.

**Erase Fail Flag bit.** While an erase failure happened, the Erase Fail Flag bit would be set. This bit will also be set when the user attempts to erase a protected main memory region or a locked OTP region. This bit can indicate whether one or more of erase operations fail, and can be reset by Program (PP) or Erase (SE, BE or CE) instructions.

Note : For Program and Erase Flag bits,

- 1. The flag bits can be reset by power-on or that embedded mode was executed like WRSR, Erase or Program command.
- 2. If the system is trying to erase a locked block and then program a locked block. The erase fail or program fail flag bit will be high due to no successful Program, Erase or WRSE command.

**HBL bit.** The High Bank Latch (HBL) bit indicates the status of the internal High Bank Latch. By writing ENHB instruction, the HBL bit may be set to "1" to access the memory area of higher bank (larger than 128M). The default state is "0", which mean if execute read / program / erase command, then the first byte addresses will be accessed at the memory area of lower density (smaller than 128M). The HBL bit may be clear by power off or writing EXHBL instruction to reset the state to be "0"

#### Write Status Register (WRSR) (01h)

The Write Status Register (WRSR) instruction allows new values to be written to the Status Register. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded and executed, the device sets the Write Enable Latch (WEL).

The Write Status Register (WRSR) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code and the data byte on Serial Data Input (DI).

The instruction sequence is shown in Figure 11. The Write Status Register (WRSR) instruction has no effect on S1 and S0 of the Status Register. Chip Select (CS#) must be driven High after the eighth bit of the data byte has been latched in. If not, the Write Status Register (WRSR) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Write Status Register cycle (whose duration is  $t_W$ ) is initiated. While the Write Status Register cycle is in progress, the Status Register may still be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Write Status Register cycle, and is 0 when it is completed. When the cycle is completed, the Write Enable Latch (WEL) is reset.

The Write Status Register (WRSR) instruction allows the user to change the values of the Block Protect (BP3, BP2, BP1, BP0) bits, to define the size of the area that is to be treated as read-only, as defined in Table 3. The Write Status Register (WRSR) instruction also allows the user to set or reset the Status Register Protect (SRP) bit in accordance with the Write Protect (WP#) signal. The Status Register Protect (SRP) bit and Write Protect (WP#) signal allow the device to be put in the Hardware Protected Mode (HPM). The Write Status Register (WRSR) instruction is not executed once the Hardware Protected Mode (HPM) is entered.



The instruction sequence is shown in Figure 11.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 11. Write Status Register Instruction Sequence Diagram




Figure 11.1 Write Status Register Instruction Sequence under EQPI Mode



# Enter 4-byte mode (EN4B) (B7h)

The EN4B instruction enables accessing the address length of 32-bit for the memory area of higher density (larger than 128Mb). The device default is in 24-bit address mode; after sending out the EN4B instruction, the bit 2 (4 BYTE bit) of Information register will be automatically set to "1" to indicate the 4-byte address mode has been enabled. Once the 4-byte address mode is enable, the address length becomes 32-bit instead of the default 24-bit. There are two methods to exit the 4-byte mode: power-off or writing exit 4-byte mode (EX4B) instruction.

#### All instructions are accepted normally, and just the address bit is changed form 24-bit to 32-bit.

The sequence of issuing EN4B instruction is: CS# goes low -> sending EN4B instruction to enter 4-byte mode (automatically set 4 BYTE bit as "1") -> CS# goes high, as shown in Figure 12.

The instruction sequence is shown in Figure 13.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 12. Enter 4-byte mode Instruction Sequence Diagram



### Exit 4-byte mode (EX4B) (E9h)

The EX4B instruction is executed to exit the 4-byte address mode and return to the default 3-bytes address mode. After sending out the EX4B instruction, the bit 2 (4 BYTE bit) of Information register will be cleared to be "0" to indicate the exit of the 4-byte address mode. Once exiting the 4-byte address mode, the address length will return to 24-bit.

The sequence of issuing EX4B instruction is: CS# goes low -> sending EX4B instruction to exit 4-byte mode (automatically clear the 4 BYTE bit to be "0") -> CS# goes high, as shown in Figure 13.

The instruction sequence is shown in Figure 13.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 13. Exit 4-byte mode Instruction Sequence Diagram




Figure 13.1 Enter / Exit 4-byte mode Instruction Sequence under EQPI Mode



#### Enter High Bank Latch mode (ENHBL) (67h)

The High Bank Latch mode (ENHBL) instruction enables the first byte addresses was accessed at the memory area of higher bank (larger than 128Mb) while execute the read / program / erase command, that means the address 24-bit was asserted high after entering this mode. In other words, for read / program / erase command the Host system can also access the addresses from 1000000h to 1FFFFFF even if without inputting 4 byte address. The device default is in the memory area of lower bank (smaller than 128M); after sending out the ENHBL instruction, the bit 7 (HBL bit) of Information register will be automatically set to "1" to indicate the High Bank Latch has been enabled. Once the High Bank Latch mode is enable, if execute read / program / erase command, then the first byte addresses will be accessed at memory area of the higher bank (larger than 128Mb) instead of the default the memory area lower bank (smaller than 128M).

There are some methods that can exit the High Bank Latch mode: power-off, or by writing Reset Quad I/O (RSTQIO), Enter 4-byte mode (EN4B) and Exit High Bank Latch mode (EXHBL) instructions.

The sequence of issuing ENHBL instruction is: CS# goes low -> sending ENHBL instruction to enter High Bank Latch mode (automatically set HBL bit as "1") -> CS# goes high, as shown in Figure 14.

The instruction sequence is shown in Figure 15.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 14. Enter High Bank Latch mode Instruction Sequence Diagram



#### Exit High Bank Latch mode (EXHBL) (98h)

The Exit High Bank Latch Mode (EXHBL) instruction is executed to exit the High Bank Latch mode and then return to the default state: the first byte addresses was accessed at memory area of lower bank (smaller than 128M) while execute the read / program / erase command. After sending out the EXHBL instruction, the bit 7 (HBL bit) of Information register will be cleared to be "0" to indicate the exit of the High Bank Latch mode. Once the exit the High Bank Latch mode is enable, if executed the read / program / erase command then the first byte addresses will be accessed at memory area of lower bank (smaller than 128M).

The sequence of issuing EXHBL instruction is: CS# goes low -> sending EXHBL instruction to Exit High Bank Latch mode (automatically clear the HBL bit to be "0") -> CS# goes high, as shown in Figure 15.

The instruction sequence is shown in Figure 15.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 15. Exit High Bank Latch mode Instruction Sequence Diagram




Figure 15.1 Enter / Exit High Bank Latch mode Instruction Sequence under EQPI Mode

This Data Sheet may be revised by subsequent versions35©2004 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.3500



# Read Data Bytes (READ) (03h)

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes (READ) instruction is followed by a 3-byte or 4-byte address (depending on mode state), each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $f_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 16. The first byte addresses can be at any location. To access higher address (larger than 128Mb), there are two methods. One is the Enter 4-byte mode (B7h) command and the other is the Enter High Bank Latch Mode (67h) command. For these methods, the address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes (READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The Read Data Bytes (READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes (READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 16. Read Data Instruction Sequence Diagram

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.



#### Read Data Bytes at Higher Speed (FAST\_READ) (0Bh)


The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read Data Bytes at Higher Speed (FAST\_READ) instruction is followed by a 3-byte or 4-byte address (depending on mode state) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency  $F_R$ , during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 17. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Read Data Bytes at Higher Speed (FAST\_READ) instruction. When the highest address is reached, the address counter rolls over to 000000h, allowing the read sequence to be continued indefinitely.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The Read Data Bytes at Higher Speed (FAST\_READ) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Higher Speed (FAST\_READ) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.

The instruction sequence is shown in Figure 17.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



#### Figure 17. Fast Read Instruction Sequence Diagram

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.




Figure 17.1 Fast Read Instruction Sequence under EQPI Mode

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.

#### **Dual Output Fast Read (3Bh)**

The Dual Output Fast Read (3Bh) is similar to the standard Fast Read (0Bh) instruction except that data is output on two pins,  $DQ_0$  and  $DQ_1$ , instead of just  $DQ_0$ . This allows data to be transferred from the EN25QH256 at twice the rate of standard SPI devices. The Dual Output Fast Read instruction is ideal for quickly downloading code from to RAM upon power-up or for applications that cache code-segments to RAM for execution.

Similar to the Fast Read instruction, the Dual Output Fast Read instruction can operation at the highest possible frequency of FR (see AC Electrical Characteristics). This is accomplished by adding eight "dummy clocks after the 3-byte or 4-byte address (depending on mode state) as shown in Figure 18. The dummy clocks allow the device's internal circuits additional time for setting up the initial address. The input data during the dummy clock is "don't care". However, the DI pin should be high-impedance prior to the falling edge of the first data out clock.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.






Figure 18. Dual Output Fast Read Instruction Sequence Diagram

## Dual Input / Output FAST\_READ (BBh)

The Dual I/O Fast Read (BBh) instruction allows for improved random access while maintaining two IO pins,  $DQ_0$  and  $DQ_1$ . It is similar to the Dual Output Fast Read (3Bh) instruction but with the capability to input the Address bits (3-byte or 4-byte, depending on mode state) two bits per clock. This reduced instruction overhead may allow for code execution (XIP) directly from the Dual SPI in some applications. The Dual I/O Fast Read instruction enable double throughput of Serial Flash in read mode. The address is latched on rising edge of CLK, and data of every two bits (interleave 2 I/O pins) shift out on the falling edge of CLK at a maximum frequency. The first address can be at any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Dual I/O Fast Read instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Dual I/O Fast Read instruction, the following address/dummy/data out will perform as 2-bit instead of previous 1-bit, as shown in Figure 19.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.






Figure 19. Dual Input / Output Fast Read Instruction Sequence Diagram



#### Quad Input / Output FAST\_READ (EBh)

The Quad Input/Output FAST\_READ (EBh) instruction is similar to the Dual I/O Fast Read (BBh) instruction except that address (3-byte or 4-byte, depending on mode state) and data bits are input and output through four pins,  $DQ_0$ ,  $DQ_1$ ,  $DQ_2$  and  $DQ_3$  and six dummy clocks are required prior to the data output. The Quad I/O dramatically reduces instruction overhead allowing faster random access for code execution (XIP) directly from the Quad SPI.

The Quad Input/Output FAST\_READ (EBh) instruction enable quad throughput of Serial Flash in read mode. In SPI mode, the QE bit needs to be assigned through WRSR to set to "1" before sending the SPI instruction Quad Input/Output FAST\_READ (EBh). If the system goes into Full Quad I/O (EQPI), this QE bit becomes no affection since WP# and HOLD# function will be disabled by EQPI mode and Quad Input/Output FAST\_READ (EBh) will be always available in EQPI mode.

The address is latching on rising edge of CLK, and data of every four bits (interleave on 4 I/O pins) shift out on the falling edge of CLK at a maximum frequency  $F_R$ . The first address can be any location. The address is automatically increased to the next higher address after each byte data is shifted out, so the whole memory can be read out at a single Quad Input/Output FAST\_READ instruction. The address counter rolls over to 0 when the highest address has been reached. Once writing Quad Input/Output FAST\_READ instruction, the following address/dummy/data out will perform as 4-bit instead of previous 1-bit.

The default read mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction is: CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit or 32-bit address (depending on mode state ) interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub>-> 6 dummy cycles -> data out interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub>-> 6 dummy cycles -> data out interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub>-> to end Quad Input/Output FAST\_READ (EBh) operation can use CS# to high at any time during data out, as shown in Figure 20.

The instruction sequence is shown in Figure 20.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 20. Quad Input / Output Fast Read Instruction Sequence Diagram

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.






Figure 20.1. Quad Input / Output Fast Read Instruction Sequence under EQPI Mode


Another sequence of issuing Quad Input/Output FAST\_READ (EBh) instruction especially useful in random access is : CS# goes low -> sending Quad Input/Output FAST\_READ (EBh) instruction -> 24-bit address interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> -> performance enhance toggling bit P[7:0] -> 4 dummy cycles -> data out interleave on DQ<sub>3</sub>, DQ<sub>2</sub>, DQ<sub>1</sub> and DQ<sub>0</sub> till CS# goes high -> CS# goes low (reduce Quad Input/Output FAST\_READ (EBh) instruction) -> 24-bit or 32-bit random access address (depending on mode state), as shown in Figure 21.

In the performance – enhancing mode, P[7:4] must be toggling with P[3:0]; likewise P[7:0] = A5h, 5Ah, F0h or 0Fh can make this mode continue and reduce the next Quad Input/Output FAST\_READ (EBh) instruction. Once P[7:4] is no longer toggling with P[3:0]; likewise P[7:0] = FFh, 00h, AAh or 55h. And afterwards CS# is raised, the system then will escape from performance enhance mode and return to normal operation.

While Program/ Erase/ Write Status Register is in progress, Quad Input/Output FAST\_READ (EBh) instruction is rejected without impact on the Program/ Erase/ Write Status Register current cycle.

The instruction sequence is shown in Figure 21.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.









## EN25QH256




Figure 21.1 Quad Input/Output Fast Read Enhance Performance Mode Sequence under EQPI Mode

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.

This Data Sheet may be revised by subsequent versions44©2004 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.44



#### Page Program (PP) (02h)

The Page Program (PP) instruction allows bytes to be programmed in the memory. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Page Program (PP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, three or four address bytes (depending on mode state) and at least one data byte on Serial Data Input (DI). If the 8 least significant address bits (A7-A0) are not all zero, all transmitted data that goes beyond the end of the current page are programmed from the start address of the same page (from the address whose 8 least significant bits (A7-A0) are all zero). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 22. If more than 256 bytes are sent to the device, previously latched data are discarded and the last 256 data bytes are guaranteed to be programmed correctly within the same page. If less than 256 Data bytes are sent to device, they are correctly programmed at the requested addresses without having any effects on the other bytes of the same page.


The default mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

Chip Select (CS#) must be driven High after the eighth bit of the last data byte has been latched in, otherwise the Page Program (PP) instruction is not executed.

As soon as Chip Select (CS#) is driven High, the self-timed Page Program cycle (whose duration is  $t_{PP}$ ) is initiated. While the Page Program cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Page Program cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Page Program (PP) instruction applied to a page which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 22.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.



# Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.

This Data Sheet may be revised by subsequent versions45©2004 Eon Silicon Solution, Inc.,www.eonssi.comor modifications due to changes in technical specifications.451000 Eon Silicon Solution, Inc.,1000 Eon Silicon Solution, Inc.,






Figure 22.1 Program Instruction Sequence under EQPI Mode

#### Sector Erase (SE) (20h)

The Sector Erase (SE) instruction sets to 1 (FFh) all bits inside the chosen sector. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Sector Erase (SE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three or four address bytes (depending on mode state) on Serial Data Input (DI). Any address inside the Sector (see Table 2) is a valid address for the Sector Erase (SE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The default mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The instruction sequence is shown in Figure 23. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Sector Erase (SE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Sector Erase cycle (whose duration is  $t_{SE}$ ) is initiated. While the Sector Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Sector Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Sector Erase (SE) instruction applied to a sector which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 23. Sector Erase Instruction Sequence Diagram

#### Block Erase (BE) (D8h)

The Block Erase (BE) instruction sets to 1 (FFh) all bits inside the chosen block. Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Block Erase (BE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code, and three or four address bytes (depending on mode state) on Serial Data Input (DI). Any address inside the Block (see Table 2) is a valid address for the Block Erase (BE) instruction. Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The default mode is 3-byte address, to access higher address (4-byte address) which requires to enter the 4-byte address read mode. To enter the 4-byte mode, please refer to the enter 4-byte mode (EN4B) Mode section.

The instruction sequence is shown in Figure 24. Chip Select (CS#) must be driven High after the eighth bit of the last address byte has been latched in, otherwise the Block Erase (BE) instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Block Erase cycle (whose duration is  $t_{BE}$ ) is initiated. While the Block Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Block Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

A Block Erase (BE) instruction applied to a block which is protected by the Block Protect (BP3, BP2, BP1, BP0) bits (see Table 3) is not executed.

The instruction sequence is shown in Figure 24.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.






Figure 24. Block Erase Instruction Sequence Diagram




Figure 24.1 Block/Sector Erase Instruction Sequence under EQPI Mode

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.





#### Chip Erase (CE) (C7h/60h)

The Chip Erase (CE) instruction sets all bits to 1 (FFh). Before it can be accepted, a Write Enable (WREN) instruction must previously have been executed. After the Write Enable (WREN) instruction has been decoded, the device sets the Write Enable Latch (WEL).

The Chip Erase (CE) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 25. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Chip Erase instruction is not executed. As soon as Chip Select (CS#) is driven High, the self-timed Chip Erase cycle (whose duration is  $t_{CE}$ ) is initiated. While the Chip Erase cycle is in progress, the Status Register may be read to check the value of the Write In Progress (WIP) bit. The Write In Progress (WIP) bit is 1 during the self-timed Chip Erase cycle, and is 0 when it is completed. At some unspecified time before the cycle is completed, the Write Enable Latch (WEL) bit is reset.

The Chip Erase (CE) instruction is executed only if all Block Protect (BP3, BP2, BP1, BP0) bits are 0. The Chip Erase (CE) instruction is ignored if one, or more blocks are protected.

The instruction sequence is shown in Figure 25.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 25. Chip Erase Instruction Sequence Diagram






Figure 25.1 Chip Erase Sequence under EQPI Mode

#### Deep Power-down (DP) (B9h)

Executing the Deep Power-down (DP) instruction is the only way to put the device in the lowest consumption mode (the Deep Power-down mode). It can also be used as an extra software protection mechanism, while the device is not in active use, since in this mode, the device ignores all Write, Program and Erase instructions.

Driving Chip Select (CS#) High deselects the device, and puts the device in the Standby mode (if there is no internal cycle currently in progress). But this mode is not the Deep Power-down mode. The Deep Power-down mode can only be entered by executing the Deep Power-down (DP) instruction, to reduce the standby current (from  $I_{CC1}$  to  $I_{CC2}$ , as specified in Table 13.)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. This releases the device from this mode. The Release from Deep Power-down and Read Device ID (RDI) instruction also allows the Device ID of the device to be output on Serial Data Output (DO).

The Deep Power-down mode automatically stops at Power-down, and the device always Powers-up in the Standby mode. The Deep Power-down (DP) instruction is entered by driving Chip Select (CS#) Low, followed by the instruction code on Serial Data Input (DI). Chip Select (CS#) must be driven Low for the entire duration of the sequence.

The instruction sequence is shown in Figure 26. Chip Select (CS#) must be driven High after the eighth bit of the instruction code has been latched in, otherwise the Deep Power-down (DP) instruction is not executed. As soon as Chip Select (CS#) is driven High, it requires a delay of  $t_{DP}$  before the supply current is reduced to  $I_{CC2}$  and the Deep Power-down mode is entered.

Any Deep Power-down (DP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.








Figure 26. Deep Power-down Instruction Sequence Diagram

#### Release from Deep Power-down and Read Device ID (RDI)

Once the device has entered the Deep Power-down mode, all instructions are ignored except the Release from Deep Power-down and Read Device ID (RDI) instruction. Executing this instruction takes the device out of the Deep Power-down mode.

Please note that this is not the same as, or even a subset of, the JEDEC 16-bit Electronic Signature that is read by the Read Identifier (RDID) instruction. The old-style Electronic Signature is supported for reasons of backward compatibility, only, and should not be used for new designs. New designs should, instead, make use of the JEDEC 16-bit Electronic Signature, and the Read Identifier (RDID) instruction.

When used only to release the device from the power-down state, the instruction is issued by driving the CS# pin low, shifting the instruction code "ABh" and driving CS# high as shown in Figure 27. After the time duration of  $t_{RES1}$  (See AC Characteristics) the device will resume normal operation and other instructions will be accepted. The CS# pin must remain high during the  $t_{RES1}$  time duration.

When used only to obtain the Device ID while not in the power-down state, the instruction is initiated by driving the CS# pin low and shifting the instruction code "ABh" followed by 3-dummy bytes. The Device ID bits are then shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 28. The Device ID value for the EN25QH256 are listed in Table 5. The Device ID can be read continuously. The instruction is completed by driving CS# high.

When Chip Select (CS#) is driven High, the device is put in the Stand-by Power mode. If the device was not previously in the Deep Power-down mode, the transition to the Stand-by Power mode is immediate. If the device was previously in the Deep Power-down mode, though, the transition to the Standby Power mode is delayed by t<sub>RES2</sub>, and Chip Select (CS#) must remain High for at least t<sub>RES2</sub>

(max), as specified in Table 15. Once in the Stand-by Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

Except while an Erase, Program or Write Status Register cycle is in progress, the Release from Deep Power-down and Read Device ID (RDI) instruction always provides access to the 8bit Device ID of the device, and can be applied even if the Deep Power-down mode has not been entered.

Any Release from Deep Power-down and Read Device ID (RDI) instruction while an Erase, Program or Write Status Register cycle is in progress, is not decoded, and has no effect on the cycle that is in progress.



## EN25QH256




Figure 27. Release Power-down Instruction Sequence Diagram




Figure 28. Release Power-down / Device ID Instruction Sequence Diagram

#### Read Manufacturer / Device ID (90h)

The Read Manufacturer/Device ID instruction is an alternative to the Release from Power-down / Device ID instruction that provides both the JEDEC assigned manufacturer ID and the specific device ID.

The Read Manufacturer/Device ID instruction is very similar to the Release from Power-down / Device ID instruction. The instruction is initiated by driving the CS# pin low and shifting the instruction code "90h" followed by a 24-bit or 32-bit address (depending on mode state) of 000000h. After which, the Manufacturer ID for Eon (1Ch) and the Device ID are shifted out on the falling edge of CLK with most significant bit (MSB) first as shown in Figure 29. The Device ID values for the EN25QH256 are listed in Table 5. If the 24-bit or 32-bit address (depending on mode state) is initially set to 000001h the Device ID will be read first

The instruction sequence is shown in Figure 29.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.










Figure 29. Read Manufacturer / Device ID Diagram







#### Read Identification (RDID) (9Fh)

The Read Identification (RDID) instruction allows the 8-bit manufacturer identification to be read, followed by two bytes of device identification. The device identification indicates the memory type in the first byte, and the memory capacity of the device in the second byte.

Any Read Identification (RDID) instruction while an Erase or Program cycle is in progress, is not decoded, and has no effect on the cycle that is in progress. The Read Identification (RDID) instruction should not be issued while the device is in Deep Power down mode.

The device is first selected by driving Chip Select Low. Then, the 8-bit instruction code for the instruction is shifted in. This is followed by the 24-bit device identification, stored in the memory, being shifted out on Serial Data Output, each bit being shifted out during the falling edge of Serial Clock. The instruction sequence is shown in Figure 30. The Read Identification (RDID) instruction is terminated by driving Chip Select High at any time during data output.

When Chip Select is driven High, the device is put in the Standby Power mode. Once in the Standby Power mode, the device waits to be selected, so that it can receive, decode and execute instructions.

The instruction sequence is shown in Figure 30.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.




Figure 30. Read Identification (RDID)

## EN25QH256






Figure 30.1. Read Identification (RDID) under EQPI Mode

#### Enter OTP Mode (3Ah)

This Flash has an extra 512 bytes OTP sector, user must issue ENTER OTP MODE command to read, program or erase OTP sector. After entering OTP mode, **SRP bit** becomes OTP\_LOCK bit and can be read with RDSR command. Program / Erase command will be disabled when OTP\_LOCK bit is '1'

WRSR command will ignore the input data and program OTP\_LOCK bit to 1. User must clear the protect bits before enter OTP mode.

OTP sector can only be program and erase before OTP\_LOCK bit is set to '1' and BP [3:0] = '0000'. While in OTP mode, array access is not allowed.

User can use WRDI (04h) command to exit OTP mode.


While in OTP mode, user can use Sector Erase (20h) command only to erase OTP data.

The instruction sequence is shown in Figure 31.1 while using the Enable Quad Peripheral Interface mode (EQPI) (38h) command.

#### Table 8. OTP Sector Address

Sector Size	Address Range
512 byte	xxx000h – xxx1FFh










Figure 31.1 Enter OTP Mode Sequence under EQPI Mode



#### Read SFDP Mode and Unique ID Number (5Ah)

#### **Read SFDP Mode**

EN25QH256 features Serial Flash Discoverable Parameters (SFDP) mode. Host system can retrieve the operating characteristics, structure and vendor specified information such as identifying information, memory size, operating voltage and timing information of this device by SFDP mode.

The device is first selected by driving Chip Select (CS#) Low. The instruction code for the Read SFDP Mode is followed by a 3-byte address (A23-A0) and a dummy byte, each bit being latched-in during the rising edge of Serial Clock (CLK). Then the memory contents, at that address, is shifted out on Serial Data Output (DO), each bit being shifted out, at a maximum frequency FR, during the falling edge of Serial Clock (CLK).

The instruction sequence is shown in Figure 32. The first byte addressed can be at any location. The address is automatically incremented to the next higher address after each byte of data is shifted out. The whole memory can, therefore, be read with a single Serial Flash Discoverable Parameters (SFDP) instruction. When the highest address is reached, the address counter rolls over to 0x00h, allowing the read sequence to be continued indefinitely. The Serial Flash Discoverable Parameters (SFDP) instruction is terminated by driving Chip Select (CS#) High. Chip Select (CS#) can be driven High at any time during data output. Any Read Data Bytes at Serial Flash Discoverable Parameters (SFDP) instruction, while an Erase, Program or Write cycle is in progress, is rejected without having any effects on the cycle that is in progress.




Figure 32. Read SFDP Mode Instruction Sequence Diagram

Note: Please note the above address cycles are base on 3-byte address mode, for 4-byte address mode, the address cycles will be increased.



# Table 9. Serial Flash Discoverable Parameters (SFDP) Signature and Parameter Identification Data Value (Advanced Information)

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
	00h	07:00	53h	
SFDP Signature	01h	15 : 08	46h	Signature [31:0]:
Si DF Signature	02h	23 : 16	44h	Hex: 50444653
	03h	31 : 24	50h	
SFDP Minor Revision Number	04h	07:00	00h	Star from 0x00
SFDP Major Revision Number	05h	15 : 08	01h	Star from 0x01
Number of Parameter Headers (NPH)	06h	23 : 16	00h	1 parameter header
Unused	07h	31 : 24	FFh	Reserved
ID Number	08h	07:00	00h	JEDEC ID
Parameter Table Minor Revision Number	09h	15 : 08	00h	Star from 0x00
Parameter Table Major Revision Number	0Ah	23 : 16	01h	Star from 0x01
Parameter Table Length (in DW)	0Bh	31 : 24	09h	9 DWORDs
	0Ch	07:00	30h	
Parameter Table Pointer (PTP)	0Dh	15 : 08	00h	000030h
	0Eh	23 : 16	00h	
Unused	0Fh	31 : 24	FFh	Reserved



#### Table 10. Parameter ID (0) (Advanced Information) 1/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Block / Sector Erase sizes Identifies the erase granularity for all Flash		00	01b	00 = reserved 01 = 4KB erase
Components		01	010	10 = reserved 11 = 64KB erase
Write Granularity		02	1b	0 = No, 1 = Yes
Write Enable Instruction Required for Writing to Volatile Status Register	30h	03	00b	00 = N/A 01 = use 50h opcode
Write Enable Opcode Select for Writing to Volatile Status Register		04	000	11 = use 06h opcode
		05		
Unused		06	111b	Reserved
		07		
		08		
		09		
		10		
4 Kila Buta Europa Onegada	046	11	00h	4 KB Erase Support
4 Kilo-Byte Erase Opcode	31h	12	20h	(FFh = not supported)
		13		
	-	14		
		15		
Supports (1-1-2) Fast Read Device supports single input opcode & address and quad output data Fast Read		16	1b	0 = not supported 1 = supported
		17		00 = 3-Byte 01 = 3- or 4-Byte (e.g. defaults to 3-Byte
Address Byte Number of bytes used in addressing for flash arra write and erase.		18	01b	mode; enters 4-Byte mode on command) 10 = 4-Byte 11 = reserved
Supports Double Transfer Rate (DTR) Clocking Indicates the device supports some type of double transfer rate clocking.	32h	19	0b	0 = not supported 1 = supported
<b>Supports (1-2-2) Fast Read</b> Device supports single input opcode, dual input address, and quad output data Fast Read		20	1b	0 = not supported 1 = supported
<b>Supports (1-4-4) Fast Read</b> Device supports single input opcode, quad input address, and quad output data Fast Read		21	1b	0 = not supported 1 = supported
Supports (1-1-4) Fast Read Device supports single input opcode & address and quad output data Fast Read		22	0b	0 = not supported 1 = supported
Unused		23	1b	Reserved
		24		
		25		
		26		
		27		
Unused	33h		FFh	Reserved
		28		
		29		
		30		
		31		

This Data Sheet may be revised by subsequent versions 59 ©2004 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



#### Table 10. Parameter ID (0) (Advanced Information) 2/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Flash Memory Density	37h : 34h	31:00	0FFFFFFFh	256 Mbits

#### Table 10. Parameter ID (0) (Advanced Information) 3/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
		00		
(1-4-4) Fast Read Number of Wait states		01	-	
(dummy clocks) needed before valid		02	00100b	4 dummy clocks
output	38h	03	-	
	0011	04		
Quad Input Address Quad Output (1-4-		05	-	
4) Fast Read Number of Mode Bits		06	010b	8 mode bits
+) Tast Read Rumber of mode Bits		07		
		08		
	39h	09	EBh	
		10		
( <b>1-4-4) Fast Read Opcode</b> Opcode for single input opcode, quad input address, and quad output data Fast Read.		11		
		12		
address, and quad output data r ast read.		13		
		14		
		15		
		16		
(1-1-4) Fast Read Number of Wait states		17	00000b	
(dummy clocks) needed before valid		18		Not Supported
output	3Ah	19		
	3AN	20		
		21	-	
(1-1-4) Fast Read Number of Mode Bits		22	000b	Not Supported
		23		
(1-1-4) Fast Read Opcode Opcode for single input opcode & address and quad output data Fast Read.	3Bh	31 : 24	FFh	Not Supported



#### Table 10. Parameter ID (0) (Advanced Information) 4/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
		00		
(1-1-2) Fast Read Number of Wait states		01		
(dummy clocks) needed before valid		02	01000b	8 dummy clocks
output	3Ch	03		
	3011	04		
		05		
(1-1-2) Fast Read Number of Mode Bits		06	000b	Not Supported
		07		
(1-1-2) Fast Read Opcode Opcode for single input opcode & address and dual output data Fast Read.	3Dh	15 : 08	3Bh	
·		16		
(1-2-2) Fast Read Number of Wait states		17	00100b	
(dummy clocks) needed before valid		18		4 dummy clocks
output	3Eh	19		
	3EN	20		
		21		
(1-2-2) Fast Read Number of Mode Bits		22	000b	Not Supported
		23		
(1-2-2) Fast Read Opcode				
Opcode for single input opcode, dual input address, and dual output data Fast Read.	3Fh	31 : 24	BBh	

## Table 10. Parameter ID (0) (Advanced Information) 5/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Supports (4-4-4) Fast Read Device supports Quad input opcode & address and quad output data Fast Read.		00	0b	0 = not supported 1 = supported
Reserved. These bits default to all 1's		01		
	- 40h	02	111b	Reserved
		03		
Supports (2-2-2) Fast Read Device supports dual input opcode & address and dual output data Fast Read.	4011	04	1b	0 = not supported 1 = supported (EQPI Mode)
		05		
Reserved. These bits default to all 1's		06	111b	Reserved
		07	1	
Reserved. These bits default to all 1's	43h : 41h	31 : 08	FFh	Reserved



#### Table 10. Parameter ID (0) (Advanced Information) 6/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	45h : 44h	15 : 00	FFh	Reserved
(2-2-2) Fast Read Number of Wait states (dummy clocks) needed before valid output		16		
		17		
	46h	18	00000b	Not Supported
		19		
		20		
		21	000b	Not Supported
(2-2-2) Fast Read Number of Mode Bits		22		
		23		
<b>(2-2-2) Fast Read Opcode</b> Opcode for dual input opcode & address and dual output data Fast Read.	47h	31 : 24	FFh	Not Supported

#### Table 10. Parameter ID (0) (Advanced Information) 7/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Reserved. These bits default to all 1's	49h : 48h	15 : 00	FFh	Reserved
(4-4-4) Fast Read Number of Wait states (dummy clocks) needed before valid output		16		
		17		
	4Ah	18	00100b	4 dummy clocks
		19		
		20		
		21		
(4-4-4) Fast Read Number of Mode Bits		22	010b	8 mode bits
. ,		23		
<b>(4-4-4) Fast Read Opcode</b> Opcode for quad input opcode/address, quad output data Fast Read.	4Bh	31 : 24	– Rh	Must Enter EQPI Mode Firstly

#### Table 10. Parameter ID (0) (Advanced Information) 8/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 1 Size	4Ch	07:00	0Ch	4 KB
Sector Type 1 Opcode	4Dh	15 : 08	20h	
Sector Type 2 Size	4Eh	23 : 16	00h	Not Supported
Sector Type 2 Opcode	4Fh	31 : 24	FFh	Not Supported

#### Table 10. Parameter ID (0) (Advanced Information) 9/9

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Sector Type 3 Size	50h	07:00	10h	64 KB
Sector Type 3 Opcode	51h	15 : 08	D8h	
Sector Type 4 Size	52h	23 : 16	00h	Not Supported
Sector Type 4 Opcode	53h	31 : 24	FFh	Not Supported



#### Read Unique ID Number

The Read Unique ID Number instruction accesses a factory-set read-only 96-bit number that is unique to each EN25QH256 device. The ID number can be used in conjunction with user software methods to help prevent copying or cloning of a system. The Read Unique ID instruction is initiated by driving the CS# pin low and shifting the instruction code "5Ah" followed by a three bytes of addresses, 0x80h, and one byte of dummy clocks. After which, the 96-bit ID is shifted out on the falling edge of CLK as shown in figure 32.

#### Table 11. Unique ID Number

Description	Address (h) (Byte Mode)	Address (Bit)	Data	Comment
Unique ID Number	80h : 8Bh	95 : 00	By die	

## **Power-up Timing**




Figure 33. Power-up Timing

## Table 12. Power-Up Timing and Write Inhibit Threshold

Symbol	Parameter		Max.	Unit
<sup>t</sup> VSL <sup>(1)</sup>	VCC(min) to CS# low	10		μs
<sup>t</sup> PUW <sup>(1)</sup>	Time delay to Write instruction	1	10	ms
VWI(1)	Write Inhibit Voltage	1	2.5	V

#### Note:

1. The parameters are characterized only.

2. VCC (max.) is 3.6V and VCC (min.) is 2.7V  $\,$ 

## INITIAL DELIVERY STATE

The device is delivered with the memory array erased: all bits are set to 1 (each byte contains FFh). The Status Register contains 00h (all Status Register bits are 0).



## Table 13. DC Characteristics

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$ 

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
ILI	Input Leakage Current		-	± 2	μA
I <sub>LO</sub>	Output Leakage Current		-	± 2	μA
I <sub>CC1</sub>	Standby Current	CS# = $V_{CC}$ , $V_{IN}$ = $V_{SS}$ or $V_{CC}$	-	20	μA
I <sub>CC2</sub>	Deep Power-down Current	CS# = $V_{CC}$ , $V_{IN} = V_{SS}$ or $V_{CC}$	-	20	μA
I <sub>CC3</sub>	Operating Current (READ)	CLK = 0.1 V <sub>CC</sub> / 0.9 V <sub>CC</sub> at 80MHz, DQ = open	-	20	mA
I <sub>CC4</sub>	Operating Current (PP)	$CS\# = V_{CC}$	-	28	mA
I <sub>CC5</sub>	Operating Current (WRSR)	$CS\# = V_{CC}$	-	18	mA
I <sub>CC6</sub>	Operating Current (SE)	$CS\# = V_{CC}$	-	25	mA
I <sub>CC7</sub>	Operating Current (BE)	CS# = V <sub>CC</sub>	-	25	mA
VIL	Input Low Voltage		- 0.5	0.2 V <sub>CC</sub>	V
VIH	Input High Voltage		0.7V <sub>CC</sub>	V <sub>CC</sub> +0.4	V
V <sub>OL</sub>	Output Low Voltage	I <sub>OL</sub> = 1.6 mA	-	0.4	V
V <sub>OH</sub>	Output High Voltage	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0.2	-	V

**Table 14. AC Measurement Conditions** 

Symbol	Parameter	Min.	Max.	Unit
CL	Load Capacitance	20		pF
	Input Rise and Fall Times	5		ns
	Input Pulse Voltages	$0.2V_{CC}$ to $0.8V_{CC}$		V
	Input Timing Reference Voltages	$0.3V_{CC}$ to $0.7V_{CC}$		V
	Output Timing Reference Voltages	V <sub>CC</sub> / 2		V



Figure 34. AC Measurement I/O Waveform



## **Table 15. AC Characteristics**

 $(T_a = -40^{\circ}C \text{ to } 85^{\circ}C; V_{CC} = 2.7-3.6V)$ 

Symbol	Alt	Parameter		Min	Тур	Мах	Unit
F <sub>R</sub>	f <sub>C</sub>	Serial Clock Freque FAST_READ, PP, WRDI, WRSR	ency for: SE, BE, DP, RES, WREN,	D.C.	-	80	MHz
ĸ	C	Serial Clock Freque Dual Output Fast R		D.C.	-	80	MHz
f <sub>R</sub>		Serial Clock Freque Read, RDSR, RDI	ency for READ, Quad I/O Fast ),	D.C.	-	50	MHz
t <sub>CH</sub> <sup>1</sup>		Serial Clock High T	ime	5	-	-	ns
t <sub>CL</sub> <sup>1</sup>		Serial Clock Low T	ime	5	-	-	ns
t <sub>CLCH</sub> <sup>2</sup>		Serial Clock Rise T	ïme (Slew Rate)	0.1	-	-	V / ns
t <sub>CHCL</sub> <sup>2</sup>		Serial Clock Fall Ti	me (Slew Rate)	0.1	-	-	V / ns
t <sub>SLCH</sub>	t <sub>CSS</sub>	CS# Active Setup	Time (Relative to CLK)	5	-	-	ns
t <sub>CHSH</sub>		CS# Active Hold Ti	me (Relative to CLK)	5	-	-	ns
t <sub>SHCH</sub>		CS# Not Active Set	tup Time (Relative to CLK)	5	-	-	ns
t <sub>CHSL</sub>		CS# Not Active Ho	ld Time (Relative to CLK)	5	-	-	ns
t <sub>SHSL</sub>	t <sub>CSH</sub>	CS# High Time for CS# High Time for		15 50	-	-	ns ns
t <sub>SHQZ</sub> <sup>2</sup>	t <sub>DIS</sub>	Output Disable Tim	ie	-	-	6	ns
t <sub>CLQX</sub>	t <sub>HO</sub>	Output Hold Time		0	-	-	ns
t <sub>DVCH</sub>	t <sub>DSU</sub>	Data In Setup Time	9	2	-	-	ns
t <sub>CHDX</sub>	t <sub>DH</sub>	Data In Hold Time		5	-	-	ns
t <sub>HLCH</sub>		HOLD# Low Setup	Time ( relative to CLK )	5			ns
t <sub>HHCH</sub>		HOLD# High Setup	Time ( relative to CLK )	5			ns
t <sub>CHHH</sub>		HOLD# Low Hold 1	Time ( relative to CLK )	5			ns
t <sub>CHHL</sub>		HOLD# High Hold	Time ( relative to CLK )	5			ns
t <sub>HLQZ</sub> <sup>2</sup>	t <sub>HZ</sub>	HOLD# Low to Hig	h-Z Output			6	ns
t <sub>HHQX</sub> <sup>2</sup>	t <sub>LZ</sub>	HOLD# High to Lov	w-Z Output			6	ns
t <sub>CLQV</sub>	t <sub>v</sub>	Output Valid from (	CLK	-	-	10	ns
$t_{\rm WHSL}^{3}$		Write Protect Setur	Time before CS# Low	20	-	-	ns
t <sub>SHWL</sub> <sup>3</sup>		Write Protect Hold	Time after CS# High	100	-	-	ns
t <sub>DP</sub> <sup>2</sup>		CS# High to Deep	Power-down Mode	-	-	3	μs
t <sub>RES1</sub> <sup>2</sup>		CS# High to Stand Signature read	by Mode without Electronic	-	-	3	μs
t <sub>RES2</sub> <sup>2</sup>			by Mode with Electronic	-	-	1.8	μs
t <sub>W</sub>		Write Status Regist	ter Cycle Time	-	10	50	ms
t <sub>PP</sub>		Page Programming	Time	-	0.8	5	ms
t <sub>SE</sub>		Sector Erase Time		-	50	300	ms
t <sub>BE</sub>		Block Erase Time		-	0.4	2	s
t <sub>CE</sub>		Chip Erase Time		-	100	280	s
		Software Reset	WIP = write operation	-	-	28	μs
t <sub>SR</sub>		Latency	WIP = not in write operation	-	-	0	μs

Note: 1. t<sub>CH</sub> + t<sub>CL</sub> must be greater than or equal to 1/ f<sub>C</sub>
2. Value guaranteed by characterization, not 100% tested in production.
3. Only applicable as a constraint for a Write status Register instruction when Status Register Protect Bit is set at 1.



## EN25QH256




Figure 35. Serial Output Timing




Figure 36. Input Timing




Figure 37. Hold Timing



#### **ABSOLUTE MAXIMUM RATINGS**

Stresses above the values so mentioned above may cause permanent damage to the device. These values are for a stress rating only and do not imply that the device should be operated at conditions up to or above these values. Exposure of the device to the maximum rating values for extended periods of time may adversely affect the device reliability.

Parameter	Value	Unit
Storage Temperature	-65 to +150	С
Plastic Packages	-65 to +125	С
Output Short Circuit Current <sup>1</sup>	200	mA
Input and Output Voltage (with respect to ground) <sup>2</sup>	-0.5 to +4.0	V
Vcc	-0.5 to +4.0	V

Notes:

1. No more than one output shorted at a time. Duration of the short circuit should not be greater than one second.


2. Minimum DC voltage on input or I/O pins is -0.5 V. During voltage transitions, inputs may undershoot V<sub>ss</sub> to -1.0V for periods of up to 50ns and to -2.0 V for periods of up to 20ns. See figure below. Maximum DC voltage on output and I/O pins is V<sub>cc</sub> + 0.5 V. During voltage transitions, outputs may overshoot to V<sub>cc</sub> + 1.5 V for periods up to 20ns. See figure below.

## **RECOMMENDED OPERATING RANGES**<sup>1</sup>


Parameter	Value	Unit
Ambient Operating Temperature Industrial Devices	-40 to 85	С
Operating Supply Voltage Vcc	Full: 2.7 to 3.6	V

Notes:

1. Recommended Operating Ranges define those limits between which the functionality of the device is guaranteed.



Maximum Negative Overshoot Waveform



Maximum Positive Overshoot Waveform



## Table 16. DATA RETENTION and ENDURANCE

Parameter Description	Test Conditions	Min	Unit
	150°C	10	Years
Data Retention Time	125°C	20	Years
Erase/Program Endurance	-40 to 85 °C	100k	cycles

## Table 17. CAPACITANCE

(V<sub>CC</sub> = 2.7-3.6V)


Parameter Symbol	Parameter Description	Test Setup	Max	Unit
C <sub>IN</sub>	Input Capacitance	V <sub>IN</sub> = 0	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = 0	8	pF

**Note :** Sampled only, not 100% tested, at  $T_A = 25^{\circ}C$  and a frequency of 20MHz.



## PACKAGE MECHANICAL

#### Figure 38. VDFN 8 ( 6x8 mm )



**DIMENSION IN MM** SYMBOL MIN. NOR MAX 0.70 0.75 0.80 Α **A1** 0.00 0.02 0.05 A2 - - -0.20 - - -D 7.90 8.00 8.10 5.90 6.00 6.10 Е D1 4.65 4.70 4.75 4.60 E1 4.55 4.65 - - -1.27 - - е b 0.35 0.40 0.48 0.4 0.50 0.60 L Note : 1. Coplanarity: 0.1 mm

Notice: This package can't contact to metal trace or pad on board due to expose metal pad underneath the package.

-A1


A-

A2→

This Data Sheet may be revised by subsequent versions 69 ©2004 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



## Figure 39. 16 LEAD SOP 300 mil




SYMBOL	DIMENSION IN MM			
STNIBOL	MIN.	NOR	MAX	
Α			2.65	
A1	0.10	0.20	0.30	
A2	2.25		2.40	
С	0.20	0.25	0.30	
D	10.10	10.30	10.50	
E	10.00		10.65	
E1	7.40	7.50	7.60	
е		1.27		
b	0.31		0.51	
L	0.4		1.27	
θ	<b>0</b> <sup>0</sup>	5 <sup>0</sup>	8 <sup>0</sup>	

Note : 1. Coplanarity: 0.1 mm







SYMEOL	D	MENSIONINI	MM		
STIVEOL	MN	NOR	Max		
Α			1.20		
A1	0.27		0.37		
A2	0.21 REF				
A3	0.54 REF				
D		6 BSC			
E		8 BSC			
DI		3.00			
E1		5.00			
е		1.00			
b		0.40			

This Data Sheet may be revised by subsequent versions 71 ©2004 Eon Silicon Solution, Inc., www.eonssi.com or modifications due to changes in technical specifications.



## Purpose

Eon Silicon Solution Inc. (hereinafter called "Eon") is going to provide its products' top marking on ICs with < cFeon > from January 1<sup>st</sup>, 2009, and without any change of the part number and the compositions of the Ics. Eon is still keeping the promise of quality for all the products with the same as that of Eon delivered before. Please be advised with the change and appreciate your kindly cooperation and fully support Eon's product family.

## Eon products' Top Marking

# cFeon

cFeon Top Marking Example:

# cFeon


Part Number: XXXX-XXX Lot Number: XXXXX Date Code: XXXXX

## For More Information

Please contact your local sales office for additional information about Eon memory solutions.



#### **ORDERING INFORMATION**



EN = Eon Silicon Solution Inc. 25QH = 3V Serial Flash with 4KB Uniform-Sector, Dual and Quad I/O 256 = 256 Megabit (32768K x 8)



## **Revisions List**

<b>Revision No</b>	Description	Date
A	Initial Release	2011/01/10
В	<ol> <li>Add the note "5. This flow cannot release the device from Deep power down mode." on page 24.</li> <li>Correct the typo of 6 dummy clocks for EBh command on page 41.</li> <li>Update Read SFDP Mode and add Unique ID Number (5Ah) description on page 57.</li> </ol>	2011/06/07
C	<ol> <li>Update Standard SPI speed from 104MHz to 80MHz.</li> <li>Update Table 16. DC Characteristics on page 63.</li> <li>Update Table 18. AC Characteristics on page 64.</li> <li>Update ORDERING INFORMATION on page 72.</li> </ol>	2011/09/01
D	<ol> <li>Update Figure 2. BLOCK DIAGRAM on page 4.</li> <li>Update the Serial Flash Discoverable Parameters (SFDP) table on page 58, 59, 60, 61 and 62.</li> </ol>	2011/11/28
E	Update Unique ID Number from 64 bits to 96 bits on page 63.	2012/01/30