



BU01 Specification

Version V1.0

Copyright ©2019

Disclaimer and Copyright Notice

The information in this article, including URL addresses for reference, is subject to change without notice.

This document is provided "as is" without warranty of any kind, including any warranty of merchantability, fitness for a particular purpose, or non-infringement, and any warranty of any proposal, specification, or sample mentioned elsewhere. No liability is assumed in this document, including any infringement of any patent rights arising out of the use of the information in this document. No license is granted by estoppel or otherwise in this document, either express or implied.

The test data obtained in this article are all obtained from the testing performed by Anxinke Labs. Actual results may vary slightly.

All trademark names, trademarks and registered trademarks mentioned in this article are the property of their respective owners and are hereby declared.

The final interpretation right belongs to Shenzhen Anxinke Technology Co., Ltd.

Attention

The contents of this manual may be changed due to product version upgrades or other reasons. Shenzhen Anxinke Technology Co., Ltd. reserves the right to modify the contents of this manual without any notice or prompt. This manual is only used as a guide. Shenzhen Anxin Ke Technology Co., Ltd. makes every effort to provide accurate information in this manual, but Shenzhen An Xin Ke Technology Co., Ltd. does not ensure that the content of the manual is completely error-free. All statements and information in this manual And recommendations do not constitute any express or implied warranty.


Document development / revision / revocation resume

Version	Date	Develop / revise content	Maker	Verify
V1.0	2019.11.13	First develop	Yiji Xie	

目录

1.Product Overview.....	V
2.Electrical parameters.....	VI
3.DIMENISON.....	VII
4.PIN DEFINITION.....	VIII
5.SCHEMATIC.....	X
6.DESIGN GUIDE.....	XI
7.REFLOW PROFILE.....	XIV
8.PACKAGING.....	XV
9.CONTACT US.....	XV

1. Product Overview



BU01 is an ultra wideband (UWB) transceiver module based on Decawave's DW1000 design. BU01 integrates antenna, RF circuit, power management and clock circuit. BU01 can be used in two-way ranging or TDOA positioning system, positioning accuracy can reach 10 cm, and supports data rates up to 6.8 Mbps.

Features

- Simple integration without RF design
- Using RTLS infrastructure to expand communication range
- Super multipath fading has strong anti-interference ability
- Support high label density
- Compliant with IEEE 802.15.4-2011 UWB standard
- Supports 3.5 GHz to 6.5 GHz operating frequency band
- Programmable transmit power
- Power 2.8 V to 3.6 V
- Power consumption <1mA in sleep mode
- Support two-way ranging and TDOA
- Support SPI interface
- Data rate: 110 kbps, 850 kbps, 6.8 Mbps

Main parameters

List 1 specification

Model name	BU01
Size	23*13*2.9(±0.2)MM
Antenna	PCB antenna
Frequency range	3.5 GHz to 6.5 GHz
Working temperature	-40 °C ~ 85 °C
Storage temperature	-40 °C ~ 125 °C , < 90%RH
Power	2.8V ~ 3.6V, default 3.3V, current >200mA
Interface	SPI

2.Electrical parameters



Electrical character

Parameter	Condition	Min	Typical	Max	Unit	
Voltage	VDD	2.8	3.3	3.6	V	
I/O	V _{IL} /V _{IH}	-	-0.3/0.75V _{IO}	-	0.25V _{IO} /3.6	V
	V _{OL} /V _{OH}	-	N/0.8V _{IO}	-	0.1V _{IO} /N	V
	I _{MAX}	-	-	-	12	mA

RF performance


Description	Typical	Unit
Working frequency	3.5 to 6.5	GHz

3.DIMENISON



4. PIN DEFINITION

The BU01 module has a total of 24 interfaces. For example, the pin diagram, the pin function definition table is the interface definition.



BU01 Pin diagram


List PIN function definition

PIN No.	Name	Function description
1	EXTON	The external device is enabled. Asserted and remains active during wake-up until the device enters sleep mode. Can be used to control external DC-DC converters or other circuits that are not needed when the device is in sleep mode to minimize power consumption. For more details, please refer to the DW1000 data sheet
2	WAKEUP	When set to the active high state, the WAKEUP pin brings the DW1000 from sleep or DEEPSLEEP state into working mode. If not used, this pin can be grounded.
3	RSTn	Reset pin. Active low output. Can be pulled low by an external open-drain driver to reset
4	IO7	The default value is used as the SYNC input. This pin can be reconfigured as a general purpose I / O pin GPIO7 under

		software control.
5	VCC	3.3 V power
6	VCC	3.3 V power
7	VCC	3.3 V power
8	GND	Ground
9	IO6	General purpose I / O pin. At power-up, it is used as the SPIPHA (SPI Phase Select) pin to configure the SPI operating mode. After power-up, this pin will default to a general-purpose I / O pin.
10	IO5	General purpose I / O pin. At power-up, it is used as an SPIPOL (SPI Polarity Select) pin to configure the SPI operating mode. After power-up, this pin will default to a general-purpose I / O pin.
11	IO4	Universal I / O PIN.
12	IO3	General purpose I / O pin. It can be configured to be used as a TXLED drive pin, which can be used to light the LED after transmission.
13	IO2	General purpose I / O pin. It can be configured as a RXLED drive pin, which can be used to light the LED in receive mode.
14	IO1	General purpose I / O pin. It can be configured to be used as an SFDLED drive pin, which can be used to light the LED when the receiver finds an SFD (Start Frame Delimiter).
15	IO0	General purpose I / O pin. It can be configured as a RXOKLED drive pin, which can be used to light the LED after receiving a good frame.
16	GND	Ground
17	CSn	SPI chip selection. This is an active-low enable input. A high-to-low transition on SPICSn indicates the start of a new SPI transaction. SPICSn can also be used as a wake-up signal to bring the DW1000 out of sleep or sleep.
18	MOSI	SPI data input
19	MISO	SPI data output
20	CLK	SPI clock
21	GND	Ground


22	IRQ	Interrupt request output from DWM1000 to the host processor. By default, IRQ is an active-high output, but it can be configured to be active-low if required. For proper operation in SLEEP and DEEPSLEEP modes, they should be configured for active-high operation. This pin will float in Sleep and DEEPSLEEP states, and unless pulled low, it may cause spurious interrupts. When the IRQ function is not used, this pin can be reconfigured as a general purpose I / O line, GPIO8.
23	GND	Ground
24	GND	Ground

5.SCHEMATIC




6.DESIGN GUIDE

1、Application circuit



2、Recommended module package design size

Note: Below is the BU01 module package diagram, it is recommended to design the PCB board according to this diagram, so that the module can work normally on the PCB board; and pay attention to the design of the pad, the design of the pads on the PCB can not be offset from the corresponding pads of the module, and the expansion of the PCB pads relative to the module pads does not affect the use of the module.




3、Antenna layout requirements

(1) For the installation position on the motherboard, the following two methods are recommended:

Solution 1: Place the module on the edge of the motherboard, and the antenna area extends beyond the edge of the motherboard.

Solution 2: Place the module on the edge of the motherboard, and the edge of the motherboard hollows out an area at the antenna position.

(2) In order to meet the performance of the on-board antenna, it is forbidden to place metal parts around the antenna and keep it away from high-frequency devices.




4、Power

(1) Recommended 3.3V voltage, peak current above 200mA

(2) It is recommended to use LDO power supply; if using DC-DC, it is recommended to control the ripple within 30mV.


(3) The DC-DC power supply circuit is recommended to reserve the position of the dynamic response capacitor, which can optimize the output ripple when the load changes greatly.

(4) 3.3V power interface is recommended to add ESD devices.



5、USE of GPIO port

- (1) There are some GPIO ports on the periphery of the module. If you need to use a 10-100 ohm resistor in series with the IO port, it is recommended. This can suppress overshoot, and the levels on both sides are more stable. Used for both EMI and ESD.
- (2) The special IO port is pulled up and down, please refer to the instruction manual of the specification, this will affect the startup configuration of the module.
- (3) The IO port of the module is 3.3V. If the IO level of the main control and the module does not match, a level conversion circuit needs to be added.
- (4) If the IO port is directly connected to a peripheral interface, or a pin or other terminal, it is recommended to reserve an ESD device near the terminal of the IO trace.



List Level-shifting circuit

7.REFLOW PROFILE



8.PACKAGING

As shown below, the packing of BU01 is taping.



9.CONTACT US

Company website: <https://www.ai-thinker.com>

Development DOCS: <http://docs.aithinker.com>

Official forum: <http://bbs.ai-thinker.com>

Sample purchase: <https://anxinke.taobao.com>

Business: sales@aithinker.com

Technical support: support@aithinker.com

Address: Room 410#,Building C,huafeng Intelligence Innovation Port ,Gushu ,Xixiang,Baoan District,Shenzhen 518000,
China

Tel: 0755-29162996

